Using virtual fabrication to overcome the limitations of PVD at 16nm and beyond.
Physical Vapor Deposition (PVD) for Back-End-of-Line (BEOL) metallization is being pushed to the limits at the 16-nanometer (nm) technology node and beyond. Extending PVD for metal liner and barrier seed deposition is forcing the process into a narrow window that must be characterized prior to manufacturing introduction. Furthermore, understanding the liner dependency on the trench and via etch profile helps to identify process requirements for maximizing the process window. Destructive characterization required to properly define the process window poses severe analytical resource challenges. Virtual fabrication with a 3D process modeling platform can overcome this obstacle. A hypothetical M1-V1-M2 BEOL via chain is used to demonstrate the value of new capabilities of the SEMulator3D 2013 platform for predictive design-technology modeling, variation analysis and quantitative data extraction.
To read more, click here.
30 facilities planned, including 10/7nm processes, but trade war and economic factors could slow progress.
Leaders of three R&D organizations, Imec, Leti and SRC, discuss the latest chip trends in AI, packaging and quantum computing.
Applied Materials’ VP looks at what’s next for semiconductor manufacturing and the impact of variation, new materials and different architectures.
What could make this memory type stand out from the next-gen memory crowd.
Researchers digging into ways around the von Neumann bottleneck.
Semiconductor devices face many hazards before and after manufacturing that can cause them to fail prematurely.
Chips will cost more to design and manufacture even without pushing to the latest node, but that’s not the whole story.
This will go down as a good year for the semiconductor industry, where new markets and innovation were both necessary and rewarded.
Experts at the Table, Part 1: Impact on the supply chain, who’s using advanced packaging, and the cost of packaging versus device scaling.
Companies battle it out to get artificial intelligence to the edge using various chip architectures as their weapons of choice.
Technology adds more granularity, but starting point for design shifts as architectures cope with greater volumes of data.
Bulk CMOS, FD-SOI and finFETs all on tap as big players vie for differentiation. But where will chipmakers go after 28nm?
30 facilities planned, including 10/7nm processes, but trade war and economic factors could slow progress.
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply