Why Mentor is collaborating with ClioSoft.
Due to complexity and multi-domain expertise, custom IC design typically requires a team to successfully design and verify the project. Often, specific blocks are assigned to team members based on analog, digital, MEMS, RF expertise, across multiple geographies, and separate verification team members focus on block and system validation. This means that unstructured design files with multiple copies and versions, along with associated verification results, cannot remain unmanaged if the team wants to avoid mistakes and meet schedules. Custom IC design requires integrated data management.
Recognizing the critical value of data management, Tanner EDA teamed with ClioSoft to interface their SOS7 data management solution with the Tanner custom IC design flow, to ensure that all IC team members collaborate within a managed design data environment. This whitepaper explores the value of SOS7 and its role in the Tanner IC design flow.
To read more, click here.
The promise of advanced packaging is being able to integrate heterogeneous chips, but a lot of work is needed to make that happen.
Improvement still needed for uptime, defectivity, line edge roughness and process flows.
Rising costs and gaps in equipment emerge as technology scales; new tools under development.
This will go down as a good year for the semiconductor industry, where new markets and innovation were both necessary and rewarded.
Researchers digging into ways around the von Neumann bottleneck.
New market opportunities and global competitiveness are limited by qualified people.
The promise of advanced packaging is being able to integrate heterogeneous chips, but a lot of work is needed to make that happen.
Better algorithms and more data could bolster adoption, particularly at advanced nodes.
30 facilities planned, including 10/7nm processes, but trade war and economic factors could slow progress.
New architectures, packaging approaches gain ground as costs increase, but shrinking features continues to play a role.
Improvement still needed for uptime, defectivity, line edge roughness and process flows.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply