Technical paper titled “Microstructure Development of Cu/SiO₂ Hybrid Bond Interconnects After Reliability Tests” from researchers at TU Dresden and others.
Abstract:
“The focus of this study is a detailed characterization of hybrid Cu/SiO 2 wafer-to-wafer bonding interconnects after reliability testing. Hybrid bonding (or direct bond interconnect) is a technology of choice for fine pitch bonding without microbumps. The main challenge of the hybrid bonding technology is the preparation of a clean Cu/SiO 2 surface with controlled Cu dishing. The Cu/Cu interface after hybrid bonding and after reliability testing was investigated by electron backscatter diffraction (EBSD) in this study. The Cu interconnects (diameter 4 μm and pitch 18 μm ) enclosed by SiO 2 were formed by wafer-to-wafer bonding. The small diced stacks were used for subsequent reliability tests. Three types of tests were carried out: temperature shock test (TST) at −40 °C/125 °C up to 1000 cycles, isothermal storage at 150 °C, 300 °C, and 400 °C, and multiple bonding cycles. The results include a comprehensive estimation of the changes in grain diameter, grain boundaries, and texture of the interconnects. All samples showed good reliability and stayed intact after all tests. Grain refinement was observed after TST, storage at 150 °C, and multiple bonding cycles compared to the state after bonding. Grain growth was found for the storage at 300 °C/400 °C (up to 6 h). No significant changes in texture was found after the reliability tests. The ⟨111⟩ direction with its characteristic ⟨115⟩ twin orientation is the dominating orientations perpendicular to the bonding interface. The migration of 60° twin boundaries has been observed after reliability testing. The results indicate a rotation toward nearby high-angle grain boundaries (HAGBs, 60°–45°).”
Find the open access technical paper here. Published March 2022.
I. Panchenko, L. Wenzel, M. Mueller, C. Rudolph, A. Hanisch and J. M. Wolf, “Microstructure Development of Cu/SiO₂ Hybrid Bond Interconnects After Reliability Tests,” in IEEE Transactions on Components, Packaging and Manufacturing Technology, vol. 12, no. 3, pp. 410-421, March 2022, doi: 10.1109/TCPMT.2022.3149788.
Visit Semiconductor Engineering’s Technical Paper library here and discover many more chip industry academic papers.
Leave a Reply