Creating chips that can be tested throughout their expected lifetimes.
As design pushes deeper into data-driven architectures, so does test. Geir Eide, director for product management of DFT and Tessent Silicon Lifecycle Solutions at Siemens Digital Industries Software, talks with Semiconductor Engineering about a subtle but significant shift for designing testability into chips so that test data can be used at multiple stages during a device’s lifetime.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply