This research paper titled “High-Level Synthesis Hardware Design for FPGA-based Accelerators: Models, Methodologies, and Frameworks” was published by researchers at Università degli Studi di Trieste (Italy), Universidad Nacional de San Luis (Argentina), and the Abdus Salam International Centre for Theoretical Physics (Italy).
According to the paper’s abstract, “This paper presents a survey of models, methodologies, and frameworks proposed for metric estimation, FPGA-based DSE [design space exploration], and power consumption estimation on FPGA/SoC. The main features, limitations, and trade-offs of these approaches are described.”
Find the technical paper here. Published August 2022.
R. S. Molina, V. Gil-Costa, M. L. Crespo and G. Ramponi, “High-Level Synthesis Hardware Design for FPGA-based Accelerators: Models, Methodologies, and Frameworks,” in IEEE Access, 2022, doi: 10.1109/ACCESS.2022.3201107.
Related Reading
Customizing Processors
How custom a processor need to be depends upon many factors, but selecting the appropriate tool chain may be the right place to start.
High-Level Synthesis: It’s Still Hardware Design
Who needs to be involved for a high-level synthesis hardware design flow to be successful?
Heterogeneous Redundant Circuit Design Approaches For FPGAs
Leave a Reply