A study looks at the feasibility of finding intra-wafer distortion wafer-by-wafer.
Improving on product overlay is one of the key challenges when shrinking technology nodes in semiconductor manufacturing. . . . With smart placement of alignment mark pairs in the X and Y direction, it is possible to determine intra-wafer distortion wafer-by-wafer. Both the measurement and modeled results are applied directly as a feed-forward correction to enable wafer level control. In this paper, the capability to do this is evaluated in a feasibility study.
Authors:
From United Microelectronics Corp. (Taiwan) — Jia Hung Chang, En Chuan Lio, Junjin Lin, Tang Chun Weng, and Bill Lin.
From Qoniac GmbH (Germany) Patrick Lomtscher, Martin Freitag, and Stefan Buhl.
From Qoniac Taiwan Ltd. (Taiwan) — Hsiao Lin Hsu and Rex H. Liu.
Abstract from SPIE. Click here to read full abstract and access article (for a fee).
Steps are being taken to minimize problems, but they will take years to implement.
But that doesn’t mean it’s going to be mainstream anytime soon.
Companies are speeding ahead to identify the most production-worthy processes for 3D chip stacking.
New capacity planned for 2024, but production will depend on equipment availability.
L5 vehicles need at least 10 more years of development.
Increased transistor density and utilization are creating memory performance issues.
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
The industry reached an inflection point where analog is getting a fresh look, but digital will not cede ground readily.
100% inspection, more data, and traceability will reduce assembly defects plaguing automotive customer returns.
Engineers are finding ways to effectively thermally dissipate heat from complex modules.
Different interconnect standards and packaging options being readied for mass chiplet adoption.
Steps are being taken to minimize problems, but they will take years to implement.
AMD CTO Mark Papermaster talks about why heterogeneous architectures will be needed to achieve improvements in PPA.
Leave a Reply