Systems & Design

SoC Verification Made Easy With Aldec HES-DVM

What happens when bugs occur as companies shift left?


As designs grow larger, the time spent verifying a project is growing longer as well. As a solution, some companies are trying to ‘shift-left’ their schedules. Verification via software simulators is not fast enough for large System-on-Chip (SoC) design projects, therefore one option is to use an FPGA emulator to speed up the design process. But what happens when a bug occurs? This document describes Aldec HES-DVM features that can help speed up debug and verification of the SoC, in order to achieve faster time-to-market.

To read more, click here.

Leave a Reply

(Note: This name will be displayed publicly)