Speeding Up FPGA Development

How to debug a large FPGA design.


Salaheddin Hetalani, field application engineer at OneSpin Solutions, talks about why it’s getting harder to design and debug FPGAs, how much design time can be saved through formal techniques, and why just relying on programmability isn’t the most efficient approach.

Leave a Reply

(Note: This name will be displayed publicly)