Week 34: January 23, A Perfect Friday

By Anne Cirkel - 30 Jan, 2015 - Comments: 0

Designer and IP track submissions are up 27% compared to 2014. This is an amazing success and we have to thank all the designer track and IP track subcommittee members for getting the word out and motivating their industry peers to submit in such numbers. Tallying it up, it appears we received the most submissions since we started the designer track back in 2010 (we called it the user track bac... » read more

IP MarketPlace – Act I

By Mike Gianfagna - 29 Jan, 2015 - Comments: 0

We did our first webinar for IP MarketPlace last week. Because there is such a vibrant roadmap for this rich IP exploration environment, I felt like this was merely the first act of a multi-part production. We kept our event to 30 minutes, which has been a hallmark of all our webinars. We began with a review of what IP MarketPlace is, how it works, and why it’s useful. We then proceeded to a ... » read more

Week 33: Changes To The DAC Show Floor

By Anne Cirkel - 23 Jan, 2015 - Comments: 0

At this point in my blogging/vlogging career I’m assuming I have an audience of thousands who hang on my every word. But the few of you left (okay, so this is tongue in cheek… I have in fact seen the number of YouTube views!) who have not seen my DAC TV interview with Brian Fuller (below) need to know that we are changing DAC exhibit hours and moving the evening receptions on Monday and Tue... » read more

Redefining Progress

By Ed Sperling - 22 Jan, 2015 - Comments: 0

After lots of wrangling over the whether Moore's Law is alive, dead, or languishing at somewhere in between, that discussion now seems about as relevant as the look and feel of Apple's early Macintosh operating system—an issue that back in the 1980s spawned a very public war with Microsoft. Today that argument is about as relevant as whether Betamax was better than VHS. Whether it's Moor... » read more

Signal Integrity Issues

By Ed Sperling - 21 Jan, 2015 - Comments: 0

Semiconductor Engineering sat down to discuss signal integrity with Rob Aitken, research fellow at [getentity id="22186" comment="ARM"]; PV Srinivas, senior director of engineering for the Place & Route Division of [getentity id="22017" e_name="Mentor Graphics"]; and Bernard Murphy, chief technology officer at [getentity id="22026" e_name="Atrenta"]. What follows are excerpts of that conver... » read more

Week 32: So Many Good Proposals

By Anne Cirkel - 16 Jan, 2015 - Comments: 0

On Monday we had our marathon conference call to review all invited content – that is, special sessions in EDA, embedded, automotive, and security, as well as panels and tutorials. Wow! I was blown away, and it seems we must have a record year for submitted content. I counted 27 submissions just for tutorials, a niche part of DAC (though an important one at that). There is a DAC record for em... » read more

Unraveling Power Methodologies

By Brian Bailey - 15 Jan, 2015 - Comments: 0

When working on articles, the editors at Semiconductor Engineering sometimes hear things that make them stand back and question what seems to be an industry truth. One such statement happened last month while researching a different article. The statement was: Most designs are not top-down, but in fact bottom-up when it comes to power management. The most used methodology today is that the RTL... » read more

IP Design Essentials For Reliability And SoC Integration

By Annapoorna Krishnaswamy - 15 Jan, 2015 - Comments: 0

IP is integral to every SoC design. The need for ubiquitous connectivity has pushed the threshold for content in SoCs even beyond the tenets of Moore’s Law. Technology scaling has not only enabled the delivery of increased performance and reduced power, but also rich content through the integration of a wide range of IPs such as radio devices, CMOS image sensors, MEMs, etc., into a single ... » read more

Is Your IP-Verification Environment Trying To Kill You?

By Larry Vivolo - 15 Jan, 2015 - Comments: 0

I was watching an old episode of The Office the other night. It was the one where a GPS guided the lead characters into a lake. While we've all fallen victim to a GPS gone bad. Most of us are fortunate enough not to trust technology blindly enough to drive into a lake (or in my case, onto the tarmac at Ft. Lauderdale International). Yet, it's surprisingly easy to find parallels in real life whe... » read more

Developing High-Performance, Low-Power Audio/Voice Subsystems Using Customizable DSP Blocks And Audio Interface IP

By Cadence - 14 Jan, 2015 - Comments: 0

As applications such as mobile gaming and voice triggering grow in popularity, audio/voice subsystems are becoming more important in many mobile system-on-chip (SoC) designs. Subsystem requirements have evolved to address multiple demands: high-performance, high-resolution audio stream processing, and always-on, low-power voice trigger and recognition. This white paper describes how customizabl... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

New AI Processors Architectures Balance Speed With Efficiency

Hot Chips 24: Large language models ratchet up pressure for sustainable computing and heterogeneous integration; data management becomes key differentiator.