tag: heterogenous integration

Heterogeneous Chip Assembly Helps Optimize Medical And Wearable Devices
By Dick Otte - 17 Nov, 2022 - Comments: 0

Heterogeneous integration (HI) has significant implications for the medical, health, and wearables industry. At Promex, we utilize a variety of complex assembly processes to achieve HI for medical and biotech applications. This post will take a closer look at the processes associated with assembling these classes of devices. Figure 1 provides a high-level overview of our approach. Nearly eve... » read more

Heterogeneous Integration: Correcting Overlay Errors On Advanced Integrated Circuit Substrates (AICS)
By John Chang - 08 Nov, 2022 - Comments: 0

By John Chang, with Corey Shay, James Webb, and Timothy Chang For high-performance computing, artificial intelligence, and data centers, the path ahead is certain, but with it comes a change in substrate format and processing requirements. Instead of relying on the quest for the next technology node to bring about future device performance gains, manufacturers are charting a future based inc... » read more

Heterogeneous Integration Co-Design Won’t Be Easy
By Tom Beckley - 13 Oct, 2022 - Comments: 0

The days of “throwing it over the wall” are over. Heterogeneous integration is ushering in a new era of silicon chip design with collaboration at its core—one that lives or dies on seamless interaction between your analog and digital IC and package design teams. Heterogeneous integration is the use of advanced packaging technologies to combine smaller, discrete chiplets into one syste... » read more

Heterogeneous Integration: Exposing Large Panels With Fewer Shots
By John Chang - 11 Oct, 2022 - Comments: 0

By John Chang, with Corey Shay, James Webb, and Timothy Chang The More than Moore era is upon us, as manufacturers increasingly turn to back-end advances to meet the next-generation device performance gains of today and tomorrow. In the advanced packaging space, heterogeneous integration is one tool helping accomplish these gains by combining multiple silicon nodes and designs inside one pac... » read more

Thermal Simulation Of DSMBGA And Coupled Thermal-Mechanical Simulation Of Large Body HDFO
By Nathan Whitchurch - 15 Sep, 2022 - Comments: 0

Electronic packaging has continued to become more complex with higher device count, higher power densities and Heterogeneous Integration (HI) becoming more common. In the mobile space, systems that were once separate components on a printed circuit board (PCB) have now been relocated along with all their associated passive devices and interconnects into single System in Package (SiP) style suba... » read more

Heterogeneous IC Packaging: Optimizing Performance And Cost
By Mike Kelly - 18 Aug, 2022 - Comments: 0

Leading integrated circuit (IC) foundries are already shipping 7-nm and 5-nm wafers and 3-nm product qualifications are ongoing. Wafer costs continue to soar as high transistor density requires ever more expensive processes to fabricate them. Even if defect densities can remain relatively flat as new nodes emerge, the cost per unit area of silicon increases nonlinearly. These economics have pla... » read more

Heterogeneous Integration Device Assembly: Key To Enabling Additional Innovations
By Dick Otte - 18 Aug, 2022 - Comments: 0

Heterogeneous integration (HI) improves device functionality by expanding the types of parts and physical configurations combined with silicon chips. Different parts add new functions – with minimal additional volume – thus increasing overall functionality per unit volume. By comparison, classic methods employed to build electronic products, e.g., circuit boards or metal boxes, increase pro... » read more

Chipmakers Getting Serious About Integrated Photonics
By Brian Bailey - 12 Jul, 2021 - Comments: 3

Integrating photonics into semiconductors is gaining traction, particularly in heterogeneous multi-die packages, as chipmakers search for new ways to overcome power limitations and deal with increasing volumes of data. Power has been a growing concern since the end of Dennard scaling, which happened somewhere around the 90nm node. There are more transistors per mm², and the wires are thinne... » read more

Advancing 3D Integration
By Paul McLellan - 10 Jun, 2021 - Comments: 0

Jerry Tzou's recent presentation on 3D Fabric Technology was all about More than Moore. TSMC has other specialized technologies such as RF and eNVM, but this is a general foundational technology for hyperscale data centers, mobile, and AI. Jerry started with the motivation for using chiplets and heterogeneous chip integration. You can see in the diagram below on the left where die from node... » read more

Wafer Prep Key To Thinning SiP
By Annette Teng - 17 Dec, 2020 - Comments: 0

In its ongoing push to create smaller, thinner, and denser chip packages, the semiconductor industry has intensified its focus on integrating separately manufactured components with different functionalities into systems-in-package (SIPs). Known as heterogeneous integration (HI), this approach now drives the industry’s roadmap for advancement. SiPs enable power-efficient, high-bandwidth conne... » read more

Newer posts →

  • Sponsors

About

Navigation

Connect With Us

Copyright ©2013-2024 SMG   |  Terms of Service  |  Privacy Policy