Using AI Data For Security

By Ann Mutschler - 20 Feb, 2019 - Comments: 0

Artificial intelligence is migrating from the cloud to IoT edge devices. Now the question is how to apply that same technology to protect data and identify abnormal activity in those devices and the systems connected to them. This is a complex problem because AI is being used on multiple fronts in this battle, as well as for multiple purposes. The technology has advanced to the point where e... » read more

Week In Review: Design, Low Power

By Susan Rambo - 15 Feb, 2019 - Comments: 0

Tools & IP Engineering simulation company ANSYS says thanks to new features in its ANSYS Twin Builder, product developers may be able save money in warranty and operational costs. The Twin Builder creates a digital twin of a systems in the field, enabling a convenient way to monitor and maintain systems remotely. The latest release adds predictive maintenance features for digital-twin runt... » read more

Blog Review: Feb. 13

By Linda Christensen - 13 Feb, 2019 - Comments: 0

UltraSoc’s Rupert Baines notes that awareness is rapidly increasing for the value of embedded insights and system data. Cadence’s Paul McLellan reviews the highlights of the upcoming SPIE conference in San Jose. Synopsys’ Taylor Armerding discusses the key findings of a report on cybersecurity practices for the automotive industry, including what components of vehicles pose the hi... » read more

Blog Review: Jan. 2

By Jesse Allen - 02 Jan, 2019 - Comments: 0

Cadence's Paul McLellan listens in as Uhnder CEO Manju Hegde explains the most critical issues impacting sensor development for autonomous vehicles and why new radar systems are needed to fill in the gaps. Synopsys' Fred Bals shares key points from the U.S. House Oversight and Government Reform Committee's investigation into the massive Equifax data breach that show how relatively small secu... » read more

Beyond The RISC-V ISA

By Gajinder Panesar - 20 Dec, 2018 - Comments: 1

For chip architects and designers today, “the ISA” in RISC-V is a small consideration. The concern isn’t even choosing “the core.” Designers today are faced by a “whole system” problem—a problem of systemic complexity. That fact is implicit in the picture that I show people to explain the UltraSoC embedded analytics architecture. It shows a block-level representation of an So... » read more

More Than A Core

By Ann Mutschler - 20 Dec, 2018 - Comments: 0

Gajinder Pandesar, CTO of UltraSoC, talks with Semiconductor Engineering about why heterogeneous design is changing the starting point for chip design, and why integration is now the real challenge rather than the processor core. https://youtu.be/y0rzopp5HDI » read more

Quantifying the Value of On-Chip Debug

By UltraSoC - 19 Dec, 2018 - Comments: 0

White paper authored by Semico Research, quantifies the benefits of using on-chip debug and monitoring technology, specifically UltraSoc's technology. Rising design complexityIn the last several years, contemporary SoCs (system-on-a-chip) have become increasingly complex. They now consist of 100s of millions of gates, 100 or more discrete semiconductor intellectual property (SIP) blocks, hi... » read more

Blog Review: Dec. 19

By Jesse Allen - 19 Dec, 2018 - Comments: 0

Cadence's Dave Pursley checks out the state of high-level synthesis and notes that 39% of survey respondents expect to be using it for the majority of designs within three years. In a video, Mentor's Colin Walls digs into how to measure RTOS performance with a focus on interrupt latency. Synopsys' Taylor Armerding chats with Chenxi Wang of Rain Capital to find what the security landscape will... » read more

Impacts Of Reliability On Power And Performance

By Ann Mutschler - 13 Dec, 2018 - Comments: 0

Making sure a complex system performs as planned, and providing proper access to memories, requires a series of delicate tradeoffs that often were ignored in the past. But with performance improvements increasingly tied to architectures and microarchitectures, rather than just scaling to the next node, approaches such as determinism and different kinds of caching increasingly are becoming criti... » read more

Blog Review: Dec. 12

By Jesse Allen - 12 Dec, 2018 - Comments: 0

Mentor's Harry Foster checks out how much time and effort is spent on verification of FPGAs and points to the increasing demand for verification engineers. Cadence's Paul McLellan digs into IC Insights' year-end report to see how some of the top semiconductor companies stack up. Synopsys' Taylor Armerding warns that air gaps, a valuable barrier against cyberattacks, are disappearing from ... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: UltraSoC