With finFET-based designs, power needs to be incorporated much more tightly into the overall flow.
At 200 million gates, using standard tools for power will add weeks to the semiconductor design process. Vijay Chobisa, product marketing manager at Mentor Graphics, talks with Semiconductor Engineering about where the problems are and how to solve them.
 |
 |
 |
 |
 |
 |
 |
 |
 |  |
Leave a Reply