Home > Low Power-High Performance > Tech Talk: Substrate Noise Coupling

Low Power-High Performance

Tech Talk: Substrate Noise Coupling

How noise can impact the sensitive analog parts of a design, where it comes from, and what to do about it.

December 14th, 2017 - By: Ed Sperling

popularity

Roland Jancke, head of the department for design methodology for the Fraunhofer’s Engineering of Adaptive Systems Division, talks with Semiconductor Engineering about the impact of substrate noise coupling on reliability of chips and how to deal with this issue.

Ed Sperling

(all posts)
Ed Sperling is the editor in chief of Semiconductor Engineering.

Leave a Reply Cancel reply

Trending Articles

MicroLEDs: The Next Revolution In Displays?

Technology offers improved brightness, colors, and lower power, but they’re expensive and difficult to manufacture.

by Mark LaPedus

3D NAND Race Faces Huge Tech And Cost Challenges

Shakeout looms as vendors struggle to find ways to add more layers and increase density.

by Mark LaPedus

SiC Demand Growing Faster Than Supply

High-voltage applications such as electric vehicles raise specter of shortage and higher prices.

by Mark LaPedus

Machine Learning Drives High-Level Synthesis Boom

As endpoint architectures get more complicated, EDA tool becomes key tool for experimenting with different options.

by Kevin Fogarty

How To Integrate An Embedded FPGA

Adding an eFPGA into an SoC is more complex than just adding an accelerator.

by Brian Bailey

Knowledge Centers
Entities, people and technologies explored

Related Articles

Chiplet Momentum Builds, Despite Tradeoffs

Pre-characterized tiles can move Moore’s Law forward, but it’s not as easy as it looks.

by Brian Bailey

The Limits Of Energy Harvesting

Why the promise of unlimited power in end devices has achieved only spotty success.

by Ed Sperling and Kevin Fogarty

Target: 50% Reduction In Memory Power

Is it possible to reduce the power consumed by memory by 50%? Yes, but it requires work in the memory and at the architecture level.

by Brian Bailey

The Growing Uncertainty Of Sign-Off At 7/5nm

Checking the electrical characteristics of circuits is becoming much more challenging.

by Ann Steffora Mutschler

Using Analog For AI

Can mixed-signal architectures boost artificial intelligence performance using less power?

by Brian Bailey

Why Chips Are Getting Noisier

Even at older nodes with mostly digital circuitry, noise is a growing problem.

by Brian Bailey

Using Less Power At The Same Node

When going to a smaller node is no longer an option, how do you get better power performance? Several techniques are possible.

by Brian Bailey

Low Power Meets Variability At 7/5nm

Reductions in voltage, margin and increases in physical effects are making timing closure and signoff much more difficult.

by Ann Steffora Mutschler

Advanced Process Control Ed Sperling

Factoring Reliability Into Chip ... Ed Sperling

About

Navigation

Connect With Us

Facebook
Twitter @semiEngineering
LinkedIn
YouTube

Copyright ©2013-2019 SMG | Terms of Service | Privacy Policy