Reducing Design Risk With Testbench Acceleration

Architectural and modeling requirements for improving performance of SystemVerilog and UVM testbenches.

popularity

Part 1 in a series of papers that demystify the performance of SystemVerilog and UVM testbenches when using an emulator for the purpose of hardware-assisted testbench acceleration. In these three papers, architectural and modeling requirements are described, followed by a recommended systematic approach for maximizing overall testbench acceleration speed-up and achieving your ultimate performance expectations. This paper provides an overview of these concepts.

To read more, click here.