Alternative Text

Ed Sperling

  (all posts)
Ed Sperling is the editor in chief of Semiconductor Engineering.

Author's Latest Posts

Finding Security Holes In Hardware
By Ed Sperling - 06 Sep, 2018 - Comments: 0

At least three major security holes in processors were identified by Google's Project Zero over the past year, with more expected to roll out in coming months. Now the question is what to do about them. Since the beginning of the PC era, two requirements for hardware were backward compatibility and improvements in performance with each new version of processors. No one wants to replace their... » read more

Processing In Memory
By Ed Sperling - 05 Sep, 2018 - Comments: 1

Adding processing directly into memory is getting a serious look, particularly for applications where the volume of data is so large that moving it back and forth between various memories and processors requires too much energy and time. The idea of inserting processors into memory has cropped up intermittently over the past decade as a possible future direction, but it was dismissed as an e... » read more

Huge Performance Gains Ahead
By Ed Sperling - 30 Aug, 2018 - Comments: 0

Rambus Chief Scientist Craig Hampel talks about what will drive the next big performance gains after Moore’s Law, from the data center to the edge. https://youtu.be/ItHCsei7YTc » read more

Energy-Efficient AI
By Ed Sperling - 30 Aug, 2018 - Comments: 1

Carlos Maciàn, senior director of innovation for eSilicon EMEA, talks about how to improve the efficiency of AI operations by focusing on the individual operations, including data transport, computation and memory. https://youtu.be/A3p_w7ENefs » read more

UPF-Aware Clock-Domain Crossing
By Ed Sperling - 29 Aug, 2018 - Comments: 0

Synopsys’ Namit Gupta talks with Semiconductor Engineering about low-power design techniques at the most advanced process nodes, including how to verify the impact of CDC on power at the register transfer level, how to avoid bugs caused by the post-RTL insertion of low-power devices such as isolation, retention and level shifters. https://youtu.be/HwRe9DHLfmg » read more

802.11ax: Faster Wireless
By Ed Sperling - 27 Aug, 2018 - Comments: 0

Marvell's Sathya Subramanian talks with Semiconductor Engineering about the new 802.11ax wireless standard, how it will work with 5G and existing networks, and how to set up an integrated solution to reduce bottlenecks in the home and in the enterprise. https://youtu.be/KZP59qw6j4Y » read more

Architects Firmly In Control
By Ed Sperling - 23 Aug, 2018 - Comments: 0

Moore's Law isn't dead, but it certainly isn't what it used to be. While there may be three or four more generations of node shrinks ahead, the power/performance benefits of scaling are falling off. This is evident in new chip architectures that were introduced at this year's Hot Chips conference. Originally started to show off the latest CPUs and co-processors, in past years the focus has b... » read more

Big Changes For Mainstream Chip Architectures
By Ed Sperling - 23 Aug, 2018 - Comments: 3

Chipmakers are working on new architectures that significantly increase the amount of data that can be processed per watt and per clock cycle, setting the stage for one of the biggest shifts in chip architectures in decades. All of the major chipmakers and systems vendors are changing direction, setting off an architectural race that includes everything from how data is read and written in m... » read more

Using AI In Chip Manufacturing
By Ed Sperling - 22 Aug, 2018 - Comments: 0

David Fried, CTO at Coventor, a Lam Research Company, sat down with Semiconductor Engineering to talk about how AI and Big Data techniques will be used to improve yield and quality in chip manufacturing. What follows are excerpts of that conversation. SE: We used to think about manufacturing data in terms of outliers, but as tolerances become tighter at each new node that data may need to b... » read more

The Rising Cost Of 5G
By Ed Sperling - 22 Aug, 2018 - Comments: 0

Semiconductor Engineering sat down to talk about challenges and progress in 5G with Yorgos Koutsoyannopoulos, president and CEO of Helic; Mike Fitton, senior director of strategic planning and business development at Achronix; Sarah Yost, senior product marketing manager at National Instruments; and Arvind Vel, director of product management at ANSYS. What follows are excerpts of that conversat... » read more

← Older posts Newer posts →

  • Sponsors

About

Navigation

Connect With Us

Copyright ©2013-2026 SMG   |  Terms of Service  |  Privacy Policy