How an integrated chip–package co-analysis can quickly and accurately model package layout for inclusion in on-chip power integrity simulations.
Ansys RedHawk-CPA is an integrated chip–package co-analysis solution that enables quick and accurate modeling of the package layout for inclusion in on-chip power integrity simulations using Ansys RedHawk. With RedHawk-CPA a designer can perform static IR drop analysis and AC hotspot analysis of the package layout following RedHawk static and dynamic analyses respectively. To ensure a reliable supply of power, and stable voltage levels at the transistor connection points, the entire system power delivery network (PDN) must be optimized and validated, including the impact of package on a chip.
Click here to read more.
AMD CTO Mark Papermaster talks about why heterogeneous architectures will be needed to achieve improvements in PPA.
Companies are speeding ahead to identify the most production-worthy processes for 3D chip stacking.
New capacity planned for 2024, but production will depend on equipment availability.
Number of options is growing, but so is the list of tradeoffs.
Where neural networks are being deployed in semiconductor manufacturing and how well they’re performing.
Increased transistor density and utilization are creating memory performance issues.
The industry reached an inflection point where analog is getting a fresh look, but digital will not cede ground readily.
Disaggregation and the wind-down of Moore’s Law have changed everything.
FPGAs, CPUs, and equipment receive funding in China; 98 startups raise over $2 billion.
Funding rolls in for photonics and batteries; 88 startups raise $1.3B.
Why UCIe is so important for heterogeneous integration.
Analog foundry expansion; EDA investments; 112 startups raise over $2.6B.
After years of research, chipmakers have started combining ultra low-power designs with advancements in harvesting technology.
Leave a Reply