Holistic Die-to-Die Interface Design Methodology for 2.5-D Multichip-Module Systems
Abstract:
“More than Moore technologies can be supported by system-level diversification enabled by chiplet-based integrated systems within multichip modules (MCMs) and silicon interposer-based 2.5-D systems. The division of large system-on-chip dies into smaller chiplets with different technology nodes specific to the chiplet application requirement enables the performance enhancement at the system level while achieving lower power consumption. However, these chiplets need to communicate with each other. Routing resources in MCM and 2.5-D systems are limited due to system size and thickness restrictions. This work presents an energy/bit optimization approach for multichip systems with the possibility of co-optimization with the routing resources defined by the signaling pitch. Holistic design methodologies are shown which can be further extended by the designer to define the application-specific constraints. A detailed analysis of energy per bit relationship to the voltage swing requirement for different topologies is presented along with a specific CML signaling-oriented design flow for 2.5-D chip-to-chip interfaces as an example of topology-specific optimization possibilities within this methodology.”
Find the technical paper link here or here (IEEE)
Chaudhary, Muhammad & Heinig, Andy & Choubey, Bhaskar. (2021). Holistic Die-to-Die Interface Design Methodology for 2.5D Multi-Chip-Module Systems. IEEE Transactions on Components, Packaging and Manufacturing Technology. PP. 1-1. 10.1109/TCPMT.2021.3117118.
While terms often are used interchangeably, they are very different technologies with different challenges.
The industry is gaining ground in understanding how aging affects reliability, but more variables make it harder to fix.
Key pivot and innovation points in semiconductor manufacturing.
Tools become more specific for Si/SiGe stacks, 3D NAND, and bonded wafer pairs.
Thinner photoresist layers, line roughness, and stochastic defects add new problems for the angstrom generation of chips.
Less precision equals lower power, but standards are required to make this work.
Open-source processor cores are beginning to show up in heterogeneous SoCs and packages.
While terms often are used interchangeably, they are very different technologies with different challenges.
New applications require a deep understanding of the tradeoffs for different types of DRAM.
Open source by itself doesn’t guarantee security. It still comes down to the fundamentals of design.
How customization, complexity, and geopolitical tensions are upending the global status quo.
127 startups raise $2.6B; data center connectivity, quantum computing, and batteries draw big funding.
The industry is gaining ground in understanding how aging affects reliability, but more variables make it harder to fix.
Leave a Reply