Improving performance with more on-chip data storage.
Kurt Shuler, vice president of marketing at Arteris IP, explains how to reduce latency and improve performance with last-level cache in order to avoid sending large amounts of data to external memory, and how to ensure quality of service on a chip by taking into account contention for resources.
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply