A look at the benefits of modeling etch processes for MEMS and through-silicon vias.
Time division multiplex (TDM) plasma etch processes (commonly referred to as Deep Reactive ION Etching [“DRIE”]) use alternating deposition and etch steps cyclically to produce high aspect ratio structures on a silicon substrate. These etch processes have been widely applied in the manufacturing of silicon MEMS devices, and more recently in creating through silicon vias in 3D silicon structures for chip to chip interconnects. Precise control of the etch rate is extremely important in meeting the design characteristics of silicon devices produced using TDM plasma etch.
Virtual fabrication is a computerized technique to perform predictive, three dimensional modeling of semiconductor fabrication processes. Virtual fabrication allows engineers to test semiconductor process changes and process variability in minutes or hours, instead of the weeks or months required to test their designs using actual semiconductor wafers. SEMulator3D is a virtual fabrication solution that can model process variability under complex patterning schemes and process flows.
In this study, SEMulator3D was used to model the etch rate of silicon devices using TDM (or DRIE) etching processes. Predicted results are compared to actual published data, to determine if virtual fabrication can be used to minimize aspect ratio dependent etch variability.
To read more, click here.
Steps are being taken to minimize problems, but they will take years to implement.
But that doesn’t mean it’s going to be mainstream anytime soon.
Companies are speeding ahead to identify the most production-worthy processes for 3D chip stacking.
New capacity planned for 2024, but production will depend on equipment availability.
L5 vehicles need at least 10 more years of development.
Increased transistor density and utilization are creating memory performance issues.
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
The industry reached an inflection point where analog is getting a fresh look, but digital will not cede ground readily.
100% inspection, more data, and traceability will reduce assembly defects plaguing automotive customer returns.
Engineers are finding ways to effectively thermally dissipate heat from complex modules.
Different interconnect standards and packaging options being readied for mass chiplet adoption.
Steps are being taken to minimize problems, but they will take years to implement.
Disaggregation and the wind-down of Moore’s Law have changed everything.
Thank you for the article. Can this technology be applied to a standalone plasma etcher used for RIE in MEMs processing. I am currently working with a Plasma Etch machine, a mark 2 and we do RIE with it. Is DRIE similar to RIE?
Thank you for your help.
John R