Why netlist clock domain crossing is now an essential complement to RTL CDC at advanced nodes and in AI chips.
Tanveer Singh, senior staff consulting applications engineer at Synopsys, explains why netlist clock domain crossing is now an essential complement to RTL CDC, why CDC issues are worse at advanced nodes and in AI chips, and why dealing with CDC effectively is becoming a competitive requirement for performance and low power.
Gate-all-around FETs will replace finFETs, but the transition will be costly and difficult.
The backbone of computing architecture for 75 years is being supplanted by more efficient, less general compute architectures.
The semiconductor industry will look and behave differently this year, and not just because of the pandemic.
SRC’s new CEO sheds some light on next-gen projects involving everything from chiplets to hyperdimensional computing and mixed reality.
More than $1.5B in funding for 26 startups; December was a big month for AI hardware.
Taiwan and Korea are in the lead, and China could follow.
Gate-all-around FETs will replace finFETs, but the transition will be costly and difficult.
An upbeat industry at the start of the year met one of its biggest challenges, but instead of being a headwind, it quickly turned into a tailwind.
New data suggests that more chips are being forced to respin due to analog issues.
The backbone of computing architecture for 75 years is being supplanted by more efficient, less general compute architectures.
New horizontal technologies and vertical markets are fueling the opportunities for massive innovation throughout an expanding ecosystem.
Rising costs, complexity, and fuzzy delivery schedules are casting a cloud over next-gen lithography.
Experts at the Table: The current state of open-source tools, and what the RISC-V landscape will look like by 2025.
Necessary cookies are absolutely essential for the website to function properly. This category only includes cookies that ensures basic functionalities and security features of the website. These cookies do not store any personal information.
Any cookies that may not be particularly necessary for the website to function and is used specifically to collect user personal data via analytics, ads, other embedded contents are termed as non-necessary cookies. It is mandatory to procure user consent prior to running these cookies on your website.
Tanveer listed 4 examples of potential issues why netlist CDC is needed: clock network, sequential optimization in synthesis, clock gating, and AND-OR for mux. To me, only last one is a valid reason, which is caused by bad design. If you are a good designer, you would never allow tool to synthesize the clock mux, and would manually instantiate the clock mux cell from library as there are always dedicated (specially designed) clock mux cells available. But, I agree that not every designer pays attention to it.
My point is that the reasons listed are not very convincing for moving to netlist CDC. The example listed is the clock mux.
To support netlist CDC, speed and capacity are the key. If you cannot support full-chip run, the value is significantly diminished.
DFT logic also can introduce new CDC paths ..these can be verified only by Netlist CDC