How HLS plus formal can significantly reduce optimization and debug time.
Brett Cline, senior vice president at OneSpin Solutions, explains how adding formal verification into the high-level synthesis flow can reduce the time spent in optimization and debug by about two-thirds, why this needs to be done well ahead of RTL, starting with issues such as initialization, memory out of bounds and other issues that are difficult to find in simulation.
 |
 |
 |
 |
 |
 |
 |
 |
 |  |
Leave a Reply