Mini-Consortia Forming Around Chiplets


Mini-consortia for chiplets are sprouting up across the industry, driven by demands for increasing customization in tight market windows and fueled by combinations of hardened IP that have been proven in silicon. These loosely aligned partnerships are working to develop LEGO-like integration models for highly specific applications and end markets. But they all are starting small, because it'... » read more

Room-Temperature Metal Bonding Technology That Facilitates The Fabrication of 3D-ICs & 3D Integration With Heterogeneous Devices


A technical paper titled "Room-Temperature Direct Cu Semi-Additive Plating (SAP) Bonding for Chip-on-Wafer 3D Heterogenous Integration With μLED" was published by researchers at Tohoku University in Japan. Abstract: "This letter describes a direct Cu bonding technology to there-dimensionally integrate heterogeneous dielets based on a chip-on-wafer configuration. 100- μm -cubed blue μ LED... » read more

Panel Tackles Chiplet Packaging Challenges


QP Technologies recently exhibited at the first Chiplet Summit, held January 24-26 in San Jose, California. Dick Otte, CEO of our parent company Promex Industries, participated on a panel titled “Best Packaging for Chiplets Today.” Moderated by Nobuki Islam with JCET Group, the packaging panel also included Daniel Lambalot, Alphawave Semi; Laura Mirkarimi, Adeia; Syrus Ziai, Eliyan; and Mik... » read more

Self-Heating Issues Spread


With every new node there are additional physical effects that must be considered, but not all of them are of the same level of criticality. One that is being mentioned more frequently is self-heating. All devices consume power and when they do that, it becomes heat. "In essence, all active devices generate heat as carriers move, creating channels for current to pass through the gates," says... » read more

MIPI’s Focus Widens


Ashraf Takla, president and CEO of Mixel, sat down with Semiconductor Engineering to talk about the evolution of MIPI, from mobile displays to automotive, chiplets, and how the standard is evolving to keep up with increasing data volumes. SE: There has been a lot of activity around MIPI in automotive. What's driving that? Takla: One of the early use-cases for MIPI, after Mobile has been ... » read more

Chiplet Placer with Thermal Consideration for 2.5D ICs


A new technical paper titled "Chiplet Placement for 2.5D IC with Sequence Pair Based Tree and Thermal Consideration" was published by researchers at National Yang Ming Chiao Tung University (Taiwan). Abstract "This work develops an efficient chiplet placer with thermal consideration for 2.5D ICs. Combining the sequence-pair based tree, branch-and-bound method, and advanced placement/pruning... » read more

How To Build Resilience Into Chips


Disaggregating chips into specialized processors, memories, and architectures is becoming necessary for continued improvements in performance and power, but it's also contributing to unusual and often unpredictable errors in hardware that are extremely difficult to find. The sources of those errors can include anything from timing errors in a particular sequence, to gaps in bonds between chi... » read more

Keysight Acquires Cliosoft


Keysight announced today that it has acquired Cliosoft, adding IP data management and design data to its EDA portfolio. The deal comes at a time when chip designs are becoming more heterogeneous and customized, making it more difficult to keep track of a growing number of IP assets. What works for one market or sub-market may not be optimal for another. That could include everything from di... » read more

Will AI Take My Job?


Everyone is talking about ChatGPT these days, and I am sure we will be comparing it with Google's new offering before long. I thought it was time that I gave it a quick spin, and since I am preparing to moderate a webinar about chiplets as I write this, I decided it was a good example of a fairly new field and would be a good test. I started by asking, "What are semiconductor chiplets, what ... » read more

Taming Corner Explosion In Complex Chips


There is a tenuous balance between the number of corners a design team must consider, the cost of analysis, and the margins they insert to deal with them, but that tradeoff is becoming a lot more difficult. If too many corners of a chip are explored, it might never see production. If not enough corners are explored, it could reduce yield. And if too much margin is added, the device may not be c... » read more

← Older posts Newer posts →