Compare 3 process flows in terms of robustness to process variation to see which one has the lowest likelihood of processing failures.
Sub-5 nm logic nodes will require an extremely high level of innovation to overcome the inherent real-estate limitations at this increased device density. One approach to increasing device density is to look at the vertical device dimension (z-direction), and stack devices on top of each other instead of conventionally side-by-side. The fabrication of a Complementary-Field Effect Transistor (CFET) technology can be accomplished by directly fabricating n-MOS transistors on top of p-MOS transistors or vice-versa. This architecture will require new metal wiring designs and Buried Power Rails (BPR) within the substrate. The design will be disruptive and will require the development of specific new processing steps such as dielectric selective deposition on metal. In this study, we have used Coventor’s SEMulator3D platform with 3 CFET reference designs/process flows to understand design-process interaction risk in advance of any first mask tape-out and/or first wafer start. Each process flow that was compared had a specific Si starting substrate type: bulk, Silicon-On-Insulator (SOI), and Double Silicon-On-Insulator (DSOI). We compare the 3 process flows in terms of their robustness to process variation and identify the one with the lowest likelihood of processing failures.
Click here to read more.
An upbeat industry at the start of the year met one of its biggest challenges, but instead of being a headwind, it quickly turned into a tailwind.
Continuous design innovation adds to verification complexity, and pushes more companies to actually do it.
The semiconductor industry will look and behave differently this year, and not just because of the pandemic.
Experts at the Table: Any chip can be reverse-engineered, so what can be done to minimize the damage?
More than $1.5B in funding for 26 startups; December was a big month for AI hardware.
Experts at the Table: The open-source ISA is gaining ground in multiple markets, but the tool suite is incomplete and the business model is uncertain.
Taiwan and Korea are in the lead, and China could follow.
An upbeat industry at the start of the year met one of its biggest challenges, but instead of being a headwind, it quickly turned into a tailwind.
New data suggests that more chips are being forced to respin due to analog issues.
New horizontal technologies and vertical markets are fueling the opportunities for massive innovation throughout an expanding ecosystem.
Rising costs, complexity, and fuzzy delivery schedules are casting a cloud over next-gen lithography.
Experts at the Table: The current state of open-source tools, and what the RISC-V landscape will look like by 2025.
Nvidia-Arm is just the beginning; more acquisitions are on the horizon.
Necessary cookies are absolutely essential for the website to function properly. This category only includes cookies that ensures basic functionalities and security features of the website. These cookies do not store any personal information.
Any cookies that may not be particularly necessary for the website to function and is used specifically to collect user personal data via analytics, ads, other embedded contents are termed as non-necessary cookies. It is mandatory to procure user consent prior to running these cookies on your website.
Leave a Reply