Comparative study of several architectures of SOT-MRAM memories for evaluating the possible advantages of this NV technology for high-speed applications.
Abstract:
“Spin Transfer Torque Magnetic Random Access Memory (STT-MRAM) is one of the leading candidates for embedded memory convergence in advanced technology nodes. It is particularly adapted to low-power applications, requiring a decent level of performance. However, it also have interests for secured applications. The PRESENT cipher is a lightweight cryptographic algorithm targeting ultra-low power applications such as the Internet of Things or RFID. This paper aims to combine this low power cryptographic algorithm with the STT-MRAM which main feature is its low consumption. This new generation of ciphers is very interesting for normally-off applications. Actually, for these specific applications hybrid CMOS/STT-MRAM ciphers consume less power than pure CMOS cryptographic algorithms. Although the performance of STT-MRAM is much better than standard non-volatile technologies like flash, it suffers from limitations for high-speed applications. A new MRAM technology based on Spin-Orbit Torque (SOT) was recently discovered and offers better performance in terms of speed and endurance, at the expense of a slightly degraded density. In this paper, we also propose a comparative study of several architectures of SOT-MRAM memories for evaluating the possible advantages of this NV technology for high-speed applications.”
Find the technical paper here. Published in IEEE Xplore April 2019.
M. Kharbouche-Harrari et al., “MRAM: from STT to SOT, for security and memory,” 2018 Conference on Design of Circuits and Integrated Systems (DCIS), 2018, pp. 1-6, doi: 10.1109/DCIS.2018.8681468.
Increasing complexity, disaggregation, and continued feature shrinks add to problem; oversight is scant.
Academia, industry partnerships ramp to entice undergrads into hardware engineering.
Packaging and inspection companies draw funding; 124 startups raise over $2.3 billion.
Pitches continue to decrease, but new tooling and technologies are required.
Buried features and re-entrant geometries drive application-specific metrology solutions.
While terms often are used interchangeably, they are very different technologies with different challenges.
Technology and business issues mean it won’t replace EUV, but photonics, biotech and other markets provide plenty of room for growth.
Commercial chiplet marketplaces are still on the distant horizon, but companies are getting an early start with more limited partnerships.
Existing tools can be used for RISC-V, but they may not be the most effective or efficient. What else is needed?
How customization, complexity, and geopolitical tensions are upending the global status quo.
The industry is gaining ground in understanding how aging affects reliability, but more variables make it harder to fix.
Key pivot and innovation points in semiconductor manufacturing.
Tools become more specific for Si/SiGe stacks, 3D NAND, and bonded wafer pairs.
Leave a Reply