Field Guide to DDR Signal Integrity Analysis

By Cadence - 08 Jul, 2026 - Comments: 0

A working field guide to the JEDEC measurements that decide DDR signoff: eye width and height, overshoot and ringback, DQ-to-DQS skew, RX mask margins, and the BER reports behind them. See how Sigrity X PowerSI and Sigrity SystemSI verify each one against JEDEC values inside your Allegro design flow. What's Inside: Know exactly what to measure: The full JEDEC checklist for DDR4, DDR5, ... » read more

Knowledge Centers
Entities, people and technologies explored

CPO Is Extending The Limits Of What’s Possible In AI Data Centers

Co-packaged optics technology will have a big impact on system power and the cost of data movement.

by Ann Mutschler

Flash Getting Stacked High-Bandwidth Version

Inspired by HBM, HBF could improve AI efficiency in 3D flash memory.

by Bryon Moyer

Can Edge AI Keep Up?

As models evolve faster than silicon cycles, experts weigh how much adaptability architects can afford without sacrificing power, area, or efficiency.

by Ann Mutschler

Chiplets Need A New Workflow

Multi-die assemblies are facing full system-level challenges, but engineering teams need coordinated and repeatable ways to identify risks early and scale reliably.

by Ann Mutschler

HBM4E Raises The Bar For AI Memory Bandwidth

The speed at which accelerators can be fed with data has become just as critical as raw compute capability.

by Nidish Kamath

Scale Up, Scale Out Get a New Partner

For reaching farther into another data center, developers are now talking about scale-across.

by Bryon Moyer

AI Power on the Edge

Architecting solutions for edge AI is not about minimizing cloud solutions or making small extensions of existing MCUs/MPUs. It's a hardware/software/model co-development problem.

by Brian Bailey

Agentic AI Is Changing Data Center Architectures

Standalone GPUs are being replaced by heterogeneous SoCs and chiplets that combine CPUs, GPUs, and NPUs to eliminate memory bottlenecks, reduce latency, and boost efficiency.

by Ann Mutschler

tag: DDR compliance

Field Guide to DDR Signal Integrity Analysis

Trending Articles

Chip Industry Week In Review

Executive Outlook: Agentic AI’s Impact On Chip Design

Chip Industry Week In Review

Agentic AI Is Changing Data Center Architectures

I/O Design Challenges Grow In AI Data Centers And HPC Clusters

Knowledge Centers
Entities, people and technologies explored

Related Articles

CPO Is Extending The Limits Of What’s Possible In AI Data Centers