Technical Paper Round-up: July 11

Nanosheet metrology; neuromorphic computing; chiplets + PUFs; RISC-V; memristors, spintronics & 2D materials; hybrid storage systems; AI; attenuated phase shift masks & EUV

popularity

New technical papers added to Semiconductor Engineering’s library this week.

Technical Paper Research Organizations
MiniFloat-NN and ExSdotp: An ISA Extension and a Modular Open Hardware Unit for Low-Precision Training on RISC-V cores IIS, ETH Zurich; DEI, University of Bologna; and Axelera AI
Review of nanosheet metrology opportunities for technology readiness IBM Thomas J. Watson Research Ctr. (United States)
2022 roadmap on neuromorphic computing and engineering Technical University of Denmark, Instituto de Microelectrónica de Sevilla, CSIC, University of Seville, and many others
Sibyl: Adaptive and Extensible Data Placement in Hybrid Storage Systems Using Online Reinforcement Learning ETH Zurich, Eindhoven Institute of Technology, and LIRMM, Univ. Montpellier, CNRS
Attenuated phase shift masks : a wild card resolution enhancement for extreme ultraviolet lithography? Fraunhofer IISB
Know Time to Die – Integrity Checking for Zero Trust Chiplet-based Systems Using Between-Die Delay PUFs University of Massachusetts, Amherst MA
Memristive, Spintronic, and 2D-Materials-Based Devices to Improve and Complement Computing Hardware University College London and University of Cambridge
Reconfigurable perovskite nickelate electronics for artificial intelligence Purdue University, Argonne National Lab, Penn State, Santa Clara University, Brookhaven National Lab, University of Georgia, University of Illinois Chicago, and Portland State University

 

Semiconductor Engineering is in the process of building this library of research papers. Please send suggestions (via comments section below) for what else you’d like us to incorporate. If you have research papers you are trying to promote, we will review them to see if they are a good fit for our global audience. At a minimum, papers need to be well researched and documented, relevant to the semiconductor ecosystem, and free of marketing bias. There is no cost involved for us posting links to papers.



Leave a Reply


(Note: This name will be displayed publicly)