Digital Twins Find Their Footing In IC Manufacturing


Momentum is building for digital twins in semiconductor manufacturing, tying together the various processes and steps to improve efficiency and quality, and to enable more flexibility in the fab and assembly house. The movement toward digital twins opens up a slew of opportunities, from building and equipping new fabs faster to speeding yield ramps by reducing the number of silicon-based tes... » read more

Testing PAs under Digital Predistortion and Dynamic Power Supply Conditions


The power amplifier (PA) – as either a discrete component or part of an integrated front end module (FEM) – is one of the most integral RF integrated circuits (RFICs) in the modern radio. In this application note, you will learn different techniques for testing PAs through an interactive application note with multiple how-to videos. To address these linearity and efficiency requirements,... » read more

X-ray Inspection Becoming Essential In Advanced Packaging


X-ray technology is moving into the mainstream of chip manufacturing as complex assemblies and advanced packaging make it increasingly difficult to ensure these devices will work as expected throughout their lifecycles. A single defect in a chiplet or interconnect can transform a complex advanced package into expensive scrap, and the risk only increases as the chip industry shifts from homog... » read more

Automotive Semiconductors Require Integrated Test Solution


The automotive semiconductor test market is experiencing organic growth as chipmakers produce higher volumes of devices serving an array of automotive applications. In addition, the range of applications for automotive-grade semiconductors is evolving as the technology advances. Manufacturers of automated test equipment (ATE) are adapting to ensure their systems can handle devices ranging from ... » read more

Leveraging Machine Learning in Semiconductor Yield Analysis


Searching through wafer maps looking for spatial patterns is not only a very time-consuming task to be done manually, it’s also prone to human oversight and error, and nearly impossible in a large fab where there are thousands of wafers a day being processed. We developed a tool that applies automatic spatial pattern detection algorithms using ML, parametrizing pattern recognition and clas... » read more

Real-Time Safety Monitoring for Predictive and Prescriptive Maintenance in Advanced Automotive Electronics


Software Defined, Electric, and Autonomous vehicles are driving new roadmaps for advanced electronics. Centralized architectures have introduced cutting-edge ECUs and SOCs. Coupled with stringent standardization, automotive manufacturers and OEMs are tasked with achieving functional safety in an ever-developing landscape. Maintaining safety standards without compromising performance and cos... » read more

RTL Optimization Via Verified E-Graph Rewriting (Intel, Imperial College London)


A technical paper titled “ROVER: RTL Optimization via Verified E-Graph Rewriting” was published by researchers at Intel Corporation and Imperial College London. Abstract: "Manual RTL design and optimization remains prevalent across the semiconductor industry because commercial logic and high-level synthesis tools are unable to match human designs. Our experience in industrial datapath des... » read more

Programmable Quantum Emitter Formation In Si (Lawrence Berkeley National Lab., UC Berkeley)


A technical paper titled “Programmable quantum emitter formation in silicon” was published by researchers at Lawrence Berkeley National Laboratory and University of California Berkeley. Abstract: "Silicon-based quantum emitters are candidates for large-scale qubit integration due to their single-photon emission properties and potential for spin-photon interfaces with long spin coherence t... » read more

Finely Tuning The Electronic Band Structure of WSe2 With AFM


A technical paper titled “Strain Driven Electrical Bandgap Tuning of Atomically Thin WSe2” was published by researchers at University of Toronto, University of Tokyo,  and Stanford University. Abstract: "Tuning electrical properties of 2D materials through mechanical strain has predominantly focused on n-type 2D materials like MoS2 and WS2, while p-type 2D materials such as WSe2 remain... » read more

Chip Industry Technical Paper Roundup: July 8


New technical papers recently added to Semiconductor Engineering’s library. [table id=238 /] More ReadingTechnical Paper Library home » read more

← Older posts Newer posts →