Accellera Standard Supports Hierarchical Data Model For CDC And RDC Analysis

By Farhad Ahmed - 13 Nov, 2025 - Comments: 0

The hierarchical flow for clock domain crossing (CDC) and reset domain crossing (RDC) is a methodology used in the verification of large, complex digital integrated circuits. It's a divide-and-conquer approach that significantly improves the efficiency and turnaround time for ensuring design reliability against metastability and other issues at asynchronous boundaries. Questa CDC and RDC sol... » read more

Knowledge Centers
Entities, people and technologies explored

CPO Is Extending The Limits Of What’s Possible In AI Data Centers

Co-packaged optics technology will have a big impact on system power and the cost of data movement.

by Ann Mutschler

Chiplets And 3D-ICs Add New Electrical And Mechanical Challenges

Reliability is now a system-level concern that includes everything from materials and packaging to testing with backside power.

by Ann Mutschler

UCIe’s Major Technical Components Are Now In Place

Version 3.0 of the interconnect standard doubles bandwidth and supports new use cases and enhanced manageability.

by Bryon Moyer

The On-Device LLM Revolution

Why 3B to 30B models are moving to the edge — and what that means for silicon.

by Steve Roddy

Can Edge AI Keep Up?

As models evolve faster than silicon cycles, experts weigh how much adaptability architects can afford without sacrificing power, area, or efficiency.

by Ann Mutschler

Flash Getting Stacked High-Bandwidth Version

Inspired by HBM, HBF could improve AI efficiency in 3D flash memory.

by Bryon Moyer

Chiplets Need A New Workflow

Multi-die assemblies are facing full system-level challenges, but engineering teams need coordinated and repeatable ways to identify risks early and scale reliably.

by Ann Mutschler

Minimum Energy Per Query

How much of the energy consumed in an AI chip is spent doing something useful? This question affects everything from software to system architecture to chip design.

by Brian Bailey

tag: hierarchical data model

Accellera Standard Supports Hierarchical Data Model For CDC And RDC Analysis

Trending Articles

The Sub-2nm Paradox

AI Accelerator Testing Depends On DFT Innovations

Flash Getting Stacked High-Bandwidth Version

Chiplets Need A New Workflow

Chip Industry Week In Review

Knowledge Centers
Entities, people and technologies explored

Related Articles

CPO Is Extending The Limits Of What’s Possible In AI Data Centers

Chiplets And 3D-ICs Add New Electrical And Mechanical Challenges