Week in Review – IoT, Security, Autos

By Jeff Dorsch - 04 Oct, 2019 - Comments: 0

Products/Services Cadence Design Systems is working with Adesto Technologies to grow the Expanded Serial Peripheral Interface (xSPI) communication protocol ecosystem, for use in Internet of Things devices. The Cadence Memory Model for xSPI allows customers to ensure optimal use of the octal NOR flash with the host processor in an xSPI system, including support for Adesto’s EcoXiP octal xSPI ... » read more

Week in Review: IoT, Security, Auto

By Jeff Dorsch - 31 May, 2019 - Comments: 0

Internet of Things Paris-based Parrot Drones and five other companies were selected by the Pentagon’s Defense Innovation Unit and the U.S. Army to adapt off-the-shelf commercial drones for combat applications as part of the Army’s Short Range Reconnaissance program. SRR seeks to develop unmanned aerial vehicles that have a flight time of 30 minutes, a range of three kilometers (nearly two ... » read more

Week in Review: IoT, Security, Auto

By Jeff Dorsch - 17 May, 2019 - Comments: 0

Internet of Things Verizon Communications launched its nationwide narrowband Internet of Things network, saying it covers more than 92% of the U.S. population. “There is a whole universe of smart solutions needing scalable and affordable connections,” Jeffrey Dietel, senior vice president of business marketing and products, said in a statement. “By launching our NB-IoT network, Verizon i... » read more

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

New AI Processors Architectures Balance Speed With Efficiency

Hot Chips 24: Large language models ratchet up pressure for sustainable computing and heterogeneous integration; data management becomes key differentiator.

by Ed Sperling

tag: Recorded Future

Week in Review – IoT, Security, Autos

Week in Review: IoT, Security, Auto

Week in Review: IoT, Security, Auto

Trending Articles

NAND Flash Targets 1,000 Layers

One Chip Vs. Many Chiplets

FOPLP Gains Traction in Advanced Semiconductor Packaging

HBM Options Increase As AI Demand Soars

Asia Government Funding Surges

Knowledge Centers
Entities, people and technologies explored