Data Center Power Consumption: What Effect Does Memory Have?


Data Centers now account for 3% of the worldwide power consumption, up from an estimated 1.5% just a few years ago. Data centers have been getting more efficient, but the efficiency has been hidden by the large growth in the number of data centers. The question that was recently posed to me: What effect does memory have on data center power consumption? I’ll cut straight to the chase. T... » read more

Using Multicore Processors To Accelerate Your High-Performance Embedded Linux Applications


The adoption of Linux is accelerating, as it is becoming the operating system of choice for a variety of embedded applications. However, designers of these performance-intensive, embedded SoCs running Linux or other virtual-memory operating systems are challenged with increasing performance requirements within constant or shrinking power budgets. Most processors either achieve the performance g... » read more

IP Design Essentials For Power Integrity


Smart connectivity is the new mantra of today – the ability to connect to anything, anywhere and at any time. With such technology enablement, low power is not a choice but an expectation. Whether it is a connected device, or a system that is part of the infrastructure, they are driven to integrate various functionality such as high speed computing, high-speed memory, memory interfaces, radio... » read more

A Decade At The Ceiling


This month marks the tenth anniversary of the introduction of the Intel Pentium 4 HT 570J, which had an advertised operating frequency of 3.8 GHz. It was manufactured in a 90nm process, had a VID voltage range of 1.2V-1.425V and was rated at 115W TDP. In a previous article, Power to Fly, we looked at the graph that I’m including again here below for reference. The microprocessor indu... » read more

Making Accurate Power Estimates At RTL


It may seem counterintuitive, but an accurate estimation of power at Register Transfer Level can be made. In this blog, we will learn how it can be done. The main ingredient In order to understand RTL power estimation, let us first consider making the power estimation at gate level. At gate level we have a netlist that contains standard cell instances. These standard cells have been charact... » read more

Revolutionizing The Connected World


One of the 21st century’s biggest global developments is the evolution of connectivity. If you had asked someone 20 years ago what they understand the word ‘connected’ to mean, it is unlikely they would associate it so firmly with technology. Mobile technology has transformed the way in which we interact with one another. We are surrounded by a rapidly growing network of connected devi... » read more

Driving Memory Beyond DDR4


While attending recent technology trade shows, the Intel Developer’s Forum (IDF) in August and last week’s ARM TechCon, I participated in many interesting discussions around server performance, power consumption, memory bandwidth and capacity. The race to introduce higher-performing servers that consume less power is fueled by the growing demand for new applications in the enterprise, commu... » read more

Balancing Implementation Time, Complexity, Schedule


Design complexity today is demanding all the creativity a design engineer can muster to figure out the best ways to optimize a design for the power situation the device will be operating under. Advanced techniques are being leveraged, to be sure, but in varying degrees, perhaps in part because these techniques impact the complexity of the design implementation. If there are four or five ... » read more

The Democratization Of System Design…


One of my favorite technology columnists, Andy Kessler, argues in a new Wall Street Journal column that we’re entering a fourth major era of computing: “The original mainframe computer of the 1960s automated back offices and transactions, bringing efficiency and lowering costs. That cycle ended in the early 1990s when the personal computer picked up steam. By the mid-1990s the Web was help... » read more

Ubiquitous Trend In Design for Power (DFP) For IP And SoCs


Semiconductor design engineers must meet power specification thresholds, or power budgets, that are dictated by the electronic system vendors to whom they sell their products. Analyzing and reducing power across the board in all market segments has become a key requirement and a differentiator, especially over last 8 to 10 years for IP and IP-based SoC designers. Many products live and die due ... » read more

← Older posts Newer posts →