Chip Industry Technical Paper Roundup: Feb. 6

LLM inference on Intel GPU; DNA for 3D nanostructures; regulating supply voltage and clock frequency; nanoscale PCM; GPGPU simulator; RISC-V MCU for ultra-low-power edge; heterogeneous integration of memristors; field-free spin-orbit torque devices.


New technical papers added to Semiconductor Engineering’s library this week.

Technical Paper Research Organizations
Efficient LLM inference solution on Intel GPU Intel Corporation
Three-dimensional nanoscale metal, metal oxide, and semiconductor frameworks through DNA-programmable assembly and templating Brookhaven National Laboratory, Columbia University, and Stony Brook University
Dynamic Voltage and Frequency Scaling for Intermittent Computing Politecnico di Milano, Georgia Institute of Technology, Lahore University of Management Sciences, and Uppsala University
Novel nanocomposite-superlattices for low energy and high stability nanoscale phase-change memory Stanford University, TSMC, NIST, University of Maryland, Theiss Research and Tianjin University
Analyzing and Improving Hardware Modeling of Accel-Sim Universitat Politècnica de Catalunya
X-HEEP: An Open-Source, Configurable and Extendible RISC-V Microcontroller for the Exploration of Ultra-Low-Power Edge EPFL
Heterogeneous Integration of Graphene and HfO2 Memristors Forschungszentrum Jülich, Jožef Stefan Institute, and JARA-FIT
Perspectives on field-free spin-orbit torque devices for memory and computing applications Northwestern University

More Reading
Technical Paper Library home

Leave a Reply

(Note: This name will be displayed publicly)