Hardware trojans at four process technologies; eFPGAs; RISC-V based DNN accelerator; in-DRAM processing; quantum interconnects; directly printing electronic circuits onto curved surfaces; quantum processors with Josephson parametric amplifiers; in-field test Of A CAN controller; making thin films of perovskite oxide semis.
New technical papers added to Semiconductor Engineering’s library.
If you have research papers you are trying to promote, we will review them to see if they are a good fit for our global audience. At a minimum, papers need to be well researched and documented, relevant to the semiconductor ecosystem, and free of marketing bias. There is no cost involved for us posting links to papers. Please send suggestions (via comments section below) for what else you’d like us to incorporate.
More Reading
Technical Paper Library home
Chip Industry’s Technical Paper Roundup: Jan 3
Area-efficient RISC-V decoupled vector coprocessor for HPC; rowhammer mitigation; HW accelerator; epitaxial graphene platform; power electronics; MTJ for stochastic computing; clock gating; paper-thin solar cells added to any surface; data transmission using inverse-designed silicon photonics.
Leave a Reply