High-Speed SerDes At 7nm

What’s changing inside of data centers and how does it affect chip design?


eSilicon’s David Axelrad discusses the challenges with 56Gbps and 112Gps SerDes, and why the switch from analog to digital is required for performance and low power.

Leave a Reply

(Note: This name will be displayed publicly)