What Goes Wrong With IP


Semiconductor Engineering sat down to talk about the future of IP with Rob Aitken, R&D fellow at [getentity id="22186" comment="ARM"]; Mike Gianfagna, vice president of marketing at [getentity id="22242" e_name="eSilicon"]; Judd Heape, vice president of product applications at Apical; and Bernard Murphy, an independent industry consultant. What follows are excerpts of that discussion, which... » read more

EDA, IP Numbers Strong


EDA and IP sales were 7.1% in Q3 across all major segments and all geographical regions, increasing to $1.957 billion compared with $1.828 billion in the same period in 2014, according to just-released numbers from the EDA Consortium. The four-quarter moving average was up 8.8%. "This was an excellent quarter for EDA," said Wally Rhines, board sponsor for the EDA Consortium's Market Statisti... » read more

How To Reduce Timing Closure Headaches


As chips have become more complex, timing closure has provided some of the most vexing challenges facing design engineers today. This step requires an increasing amount of time to complete and adds significantly to design costs and back-end schedule risks. Wire delay dominates transistor switching delay Building high-performance modern CPUs involves pipelining to achieve high frequencies. I... » read more

Intento Design


While the United States is where most EDA developments have come from, there have been pockets of success at various places around the world and one that has produced more than most in recent years in France. Semiconductor Engineering spoke with [getperson id=" 11759 " comment ="Ramy Iskander"], founder and CEO and Eric Laurent, worldwide sales and business development for [getentity id="22905"... » read more

Mobile Market Dynamics Are Changing


Ever since the introduction of the iPhone in June 2007, increasingly advanced SoCs have dominated the semiconductor supply chain, from tools to design houses to foundries. Android's introduction in 2010 only cemented the market. Together they created massive demand for power-efficient chips that were dark most of the time, feature-rich, and which could respond within milliseconds to any command... » read more

New Approaches To Low Power Design


While Moore's Law continues to drive feature size reduction and complexity, a whole separate part of the industry is growing up around vertical markets in the IoT. While these two worlds may be different in many respects, they share one thing in common—low power design is critical to success. How engineering teams minimize power in each of these markets, and even within the same market, ca... » read more

The Human Bottleneck


The history of semiconductor technology can be neatly summed up as a race to eliminate the next bottleneck. This is often done one process node at a time across an increasingly complex ecosystem. And it usually involves a high level of frustration, because the biggest problems stem from areas where engineering teams generally can't do anything about them. Concerns over the years have ranged ... » read more

Power, Standards And The IoT


Semiconductor Engineering sat down to discuss power, standards and the IoT with Jerry Frenkil, director of open standards at [getentity id="22055" comment="Si2"]; Frank Schirrmeister, group director of product marketing of the System Development Suite at [getentity id="22032" e_name="Cadence"]; Randy Smith, vice president of marketing at [getentity id="22605" e_name="Sonics"]; and Vojin Zivojno... » read more

Defining Sufficient Coverage


Semiconductor engineering sat down to discuss the definition of sufficiency of coverage as a part of verification closure with Harry Foster, chief scientist at [getentity id="22017" e_name="Mentor Graphics"]; Willard Tu, director of embedded segment marketing for [getentity id="22186" comment="ARM"]; Larry Vivolo was, at the time of this roundtable, senior director of product marketing for [get... » read more

Addressing The Challenges Of IoT Design


Internet of Things (IoT) designs mesh together several design domains in order to successfully develop a product. Individually, these design domains are challenging. Bringing them all together to create an IoT product can place extreme pressure on design teams. The Tanner design flow is architected to seamlessly work in any of these design domains by employing an integrated design flow for desi... » read more

← Older posts Newer posts →