Week In Review: Design, Low Power

By Jesse Allen - 07 Apr, 2023 - Comments: 0

MLCommons debuted the latest results for the MLPerf Inference v3.0 and Mobile v3.0 benchmark suites, which measure the performance and power-efficiency of applying a trained machine learning model to new data in data center, edge, and mobile use cases. Overall, MLCommons said the results showed both power efficiency improvements and significant gains in performance in some benchmark tests. Seve... » read more

Week In Review: Auto, Security, Pervasive Computing

By Susan Rambo - 07 Apr, 2023 - Comments: 0

Automotive, Mobility Tesla employees have been viewing customer videos, according to an investigative report by Reuters. The news outlet surveyed and interviewed Tesla employees, who described using the footage for both legitimate purposes and entertainment purposes within the company. Some employees forwarded videos to coworkers. Even Tesla CEO Elon Musk was not immune. Employees found an in... » read more

Week In Review: Design, Low Power

By Jesse Allen - 14 Oct, 2022 - Comments: 0

Cadence unveiled a new environment to automate and accelerate the complete design closure cycle from signoff optimization through routing, static timing analysis (STA), and extraction. The Certus Closure Solution allows concurrent, full-chip optimization through a massively parallel and distributed architecture and engine shared with Cadence’s Innovus Implementation System and the Tempus Timi... » read more

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: Banias Labs

Week In Review: Design, Low Power

Week In Review: Auto, Security, Pervasive Computing

Week In Review: Design, Low Power