Chip Industry Week In Review

By The SE Staff - 29 Sep, 2023 - Comments: 0

By Susan Rambo, Liz Allan, and Gregory Haley. TSMC rolled out the second version of its 3Dblox, which creates an infrastructure for stacking chiplets and other necessary components in a package, along with a standardized way of achieving that. Two novel features are chiplet mirroring for design reuse, and what is basically sandbox for power and thermal analysis of different design elements. ... » read more

Week In Review: Automotive, Security and Pervasive Computing

By Linda Christensen - 18 Aug, 2023 - Comments: 0

The AAA Foundation for Traffic Safety estimates that between 2021 and 2050, ADAS technologies currently available to U.S. will prevent "approximately 37 million crashes, 14 million injuries, and nearly 250,000 deaths, which would represent 16% of crashes and injuries, and 22% of deaths that would otherwise occur on U.S. roads without these technologies," according to a new report. Governmen... » read more

Week In Review: Auto, Security, Pervasive Computing

By Liz Allan - 28 Jul, 2023 - Comments: 0

BMW, General Motors, Honda, Hyundai, Kia, Mercedes-Benz, and Stellantis will create an electric vehicle charging network, installing more than 30,000 high-powered DC charge points accessible to any cars that use Combined Charging System (CCS) or North American Charging Standard (NACS) connectors. Opening summer 2024, the network will leverage Plug & Charge technology and allow easy digital ... » read more

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

New AI Processors Architectures Balance Speed With Efficiency

Hot Chips 24: Large language models ratchet up pressure for sustainable computing and heterogeneous integration; data management becomes key differentiator.

by Ed Sperling

tag: battery news

Chip Industry Week In Review

Week In Review: Automotive, Security and Pervasive Computing

Week In Review: Auto, Security, Pervasive Computing

Trending Articles

NAND Flash Targets 1,000 Layers

One Chip Vs. Many Chiplets

FOPLP Gains Traction in Advanced Semiconductor Packaging

HBM Options Increase As AI Demand Soars

Asia Government Funding Surges

Knowledge Centers
Entities, people and technologies explored