Interoperability And Automation Yield A Scalable And Efficient Safety Workflow

By Ann Keffer - 07 Mar, 2024 - Comments: 0

By Ann Keffer, Arun Gogineni, and James Kim Cars deploying ADAS and AV features rely on complex digital and analog systems to perform critical real-time applications. The large number of faults that need to be tested in these modern automotive designs make performing safety verification using a single technology impractical. Yet, developing an optimized safety methodology with specific f... » read more

FMEDA-Driven SoC Design Of Safety-Critical Semiconductors

By Cadence - 31 Jan, 2024 - Comments: 0

As state-of-the-art electronics propel the automotive, industrial, and aerospace industry into a future of more connectivity and autonomy, the development of safety-compliant semiconductors is critical. The Cadence FMEDA-driven Safety Solution consists of products enhanced for advanced safety analysis, safety verification, and safety-aware implementation for digital driving analog and dig... » read more

Scalability: A Looming Problem In Safety Analysis

By Stefano Lorenzini - 01 Sep, 2022 - Comments: 0

The boundless possibilities of automation in cars and other vehicles have captivated designers to the point that electronic content is now a stronger driver of differentiation than any other factor. It accounts for a substantial fraction of material cost in any of these vehicles. But this revolution in automotive technology comes with a caveat. In other applications, an electronics problem may ... » read more

Reducing Your Fault Campaign Workload Through Effective Safety Analysis

By Jacob Wiltgen - 01 Aug, 2019 - Comments: 0

As the automotive industry strives for greater levels of autonomous functionality, ICs will become integral in virtually every vehicle system. Companies previously embedded in non-safety critical markets are transitioning current technologies to the growing and rapidly evolving automotive market. These companies will face the unfamiliar challenges associated with having to enhance their IP to s... » read more

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

New AI Processors Architectures Balance Speed With Efficiency

Hot Chips 24: Large language models ratchet up pressure for sustainable computing and heterogeneous integration; data management becomes key differentiator.

by Ed Sperling

tag: safety analysis

Interoperability And Automation Yield A Scalable And Efficient Safety Workflow

FMEDA-Driven SoC Design Of Safety-Critical Semiconductors

Scalability: A Looming Problem In Safety Analysis

Reducing Your Fault Campaign Workload Through Effective Safety Analysis