Coventor’s CTO digs into multi-patterning, new transistor types, and the biggest problems for device scaling.
David Fried, chief technology officer at Coventor, digs into future scaling issues involving multi-patterning and new transistor types.
Related Stories
Inside Next-Gen Transistors
Coventor’s CTO looks at new types of transistors, the expanding number of challenges at future process nodes & the state of semiconductor development in China.
Faster Time To Yield
Coventor’s CEO talks about how to get chips through manufacturing more quickly.
Slowdown due to impact on timing, and dependencies between power, thermal and timing that may not be caught by signoff tools.
SoC bandwidth, integration expand as data centers use more FPGAs for machine learning.
Access to source code makes it attractive for custom applications, but gaps remain in the tool flow and in software.
Interest in the open-source ISA marks a significant shift among chipmakers, but it will require continued industry support to be successful.
Problems won’t derail next-gen litho, but could limit use and affect schedules.
Costs of developing a complex chip could run as high as $1.5B, while power/performance benefits are likely to decrease.
AI-enabled systems are being designed to process more data locally as device scaling benefits decline.
Foundry forms ASIC subsidiary as it focuses on 14nm/12nm and above.
Technology has the potential to reshape processing everywhere, starting with limited scientific and commercial applications.
Market overcrowding, more efficient manufacturing, and growing list of scaling issues create a challenging competitive landscape.
Using the Von Neumann architecture for artificial intelligence applications is inefficient. What will replace it?
At least 5 technologies are in the running, with 3D XPoint leading the pack.
FD-SOI bonanza; KLA-Tencor’s tools; equipment forecast.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
This is just one version of SAQP that is presented. There is another way to reach the 36 nm pitch, which is just another form of SADP. https://en.wikipedia.org/wiki/File:7nm_BEOL_Double_Patterning.png The vias can also be just LELE, because of the gate pitch being looser.
The Wikipedia article on multiple patterning is pretty good: https://en.wikipedia.org/wiki/Multiple_patterning
It also describes alternatives to SAQP such as SADP where spacer is dielectric (SID). 7nm pitches may only need double patterning: https://en.wikipedia.org/wiki/File:7nm_BEOL_Double_Patterning.png
Also, cut redistribution can eliminate the mask number problem: https://en.wikipedia.org/wiki/File:Cut_Redistribution.png