Coventor’s CTO digs into multi-patterning, new transistor types, and the biggest problems for device scaling.
David Fried, chief technology officer at Coventor, digs into future scaling issues involving multi-patterning and new transistor types.
Related Stories
Inside Next-Gen Transistors
Coventor’s CTO looks at new types of transistors, the expanding number of challenges at future process nodes & the state of semiconductor development in China.
Faster Time To Yield
Coventor’s CEO talks about how to get chips through manufacturing more quickly.
New market opportunities and global competitiveness are limited by qualified people.
Showing that a processor core adheres to a specification becomes more difficult when the specification is extensible.
Better algorithms and more data could bolster adoption, particularly at advanced nodes.
New approaches are competing for attention as scaling benefits diminish.
Deeper understanding of equipment behavior and market needs will have broad impact across the semiconductor supply chain.
This will go down as a good year for the semiconductor industry, where new markets and innovation were both necessary and rewarded.
Researchers digging into ways around the von Neumann bottleneck.
Experts at the Table, Part 1: Impact on the supply chain, who’s using advanced packaging, and the cost of packaging versus device scaling.
Companies battle it out to get artificial intelligence to the edge using various chip architectures as their weapons of choice.
30 facilities planned, including 10/7nm processes, but trade war and economic factors could slow progress.
Bulk CMOS, FD-SOI and finFETs all on tap as big players vie for differentiation. But where will chipmakers go after 28nm?
New architectures, packaging approaches gain ground as costs increase, but shrinking features continues to play a role.
New market opportunities and global competitiveness are limited by qualified people.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
This is just one version of SAQP that is presented. There is another way to reach the 36 nm pitch, which is just another form of SADP. https://en.wikipedia.org/wiki/File:7nm_BEOL_Double_Patterning.png The vias can also be just LELE, because of the gate pitch being looser.
The Wikipedia article on multiple patterning is pretty good: https://en.wikipedia.org/wiki/Multiple_patterning
It also describes alternatives to SAQP such as SADP where spacer is dielectric (SID). 7nm pitches may only need double patterning: https://en.wikipedia.org/wiki/File:7nm_BEOL_Double_Patterning.png
Also, cut redistribution can eliminate the mask number problem: https://en.wikipedia.org/wiki/File:Cut_Redistribution.png