Coventor’s CTO digs into multi-patterning, new transistor types, and the biggest problems for device scaling.
David Fried, chief technology officer at Coventor, digs into future scaling issues involving multi-patterning and new transistor types.
Related Stories
Inside Next-Gen Transistors
Coventor’s CTO looks at new types of transistors, the expanding number of challenges at future process nodes & the state of semiconductor development in China.
Faster Time To Yield
Coventor’s CEO talks about how to get chips through manufacturing more quickly.
An upbeat industry at the start of the year met one of its biggest challenges, but instead of being a headwind, it quickly turned into a tailwind.
Gate-all-around FETs will replace finFETs, but the transition will be costly and difficult.
The backbone of computing architecture for 75 years is being supplanted by more efficient, less general compute architectures.
The semiconductor industry will look and behave differently this year, and not just because of the pandemic.
SRC’s new CEO sheds some light on next-gen projects involving everything from chiplets to hyperdimensional computing and mixed reality.
Taiwan and Korea are in the lead, and China could follow.
An upbeat industry at the start of the year met one of its biggest challenges, but instead of being a headwind, it quickly turned into a tailwind.
Gate-all-around FETs will replace finFETs, but the transition will be costly and difficult.
New data suggests that more chips are being forced to respin due to analog issues.
The backbone of computing architecture for 75 years is being supplanted by more efficient, less general compute architectures.
New horizontal technologies and vertical markets are fueling the opportunities for massive innovation throughout an expanding ecosystem.
Rising costs, complexity, and fuzzy delivery schedules are casting a cloud over next-gen lithography.
Experts at the Table: The current state of open-source tools, and what the RISC-V landscape will look like by 2025.
Necessary cookies are absolutely essential for the website to function properly. This category only includes cookies that ensures basic functionalities and security features of the website. These cookies do not store any personal information.
Any cookies that may not be particularly necessary for the website to function and is used specifically to collect user personal data via analytics, ads, other embedded contents are termed as non-necessary cookies. It is mandatory to procure user consent prior to running these cookies on your website.
This is just one version of SAQP that is presented. There is another way to reach the 36 nm pitch, which is just another form of SADP. https://en.wikipedia.org/wiki/File:7nm_BEOL_Double_Patterning.png The vias can also be just LELE, because of the gate pitch being looser.
The Wikipedia article on multiple patterning is pretty good: https://en.wikipedia.org/wiki/Multiple_patterning
It also describes alternatives to SAQP such as SADP where spacer is dielectric (SID). 7nm pitches may only need double patterning: https://en.wikipedia.org/wiki/File:7nm_BEOL_Double_Patterning.png
Also, cut redistribution can eliminate the mask number problem: https://en.wikipedia.org/wiki/File:Cut_Redistribution.png