Boosting Analog Reliability

Dealing with variability and physical effects in mixed signal designs.


Aveek Sarkar, vice president of Synopsys’ Custom Compiler Group, talks about challenges with complex design rules, rigid design methodologies, and the gap between pre-layout and post-layout simulation at finFET nodes.

Leave a Reply

(Note: This name will be displayed publicly)