Research Bits: Feb. 25


Recording synaptic connections Researchers from Harvard University built a silicon chip capable of recording synaptic signals from a large number of neurons and used it to catalogue more than 70,000 synaptic connections from about 2,000 rat neurons. They hope the device is a step in creating a detailed synaptic connection map of the brain. The chip contains an array of 4,096 microhole elect... » read more

Research Bits: Feb. 18


Predicting band gap with neural networks Researchers from Kyoto University developed a machine learning model to predict the band gap of novel semiconductor materials. Using data from almost 2,000 semiconductor materials, the team tested six different neural networks. They found that the incorporation of conditional generative adversarial networks (CGAN) and message passing neural networks ... » read more

Controlling Leakage Power


IC designers face a significant challenge in managing leakage power - a phenomenon that can profoundly impact your device's power, performance, area (PPA), and overall reliability. Leakage can occur in various ways, from parasitic leakage to analog gate leakage or digital gate leakage, and you must address these issues with great care, as even subtle circuit changes can lead to reliability prob... » read more

Vision Language Models Come Rushing In


Just when you thought the pace of change of AI models couldn’t get any faster, it accelerates yet again. In the popular news media, the introduction of DeepSeek in January 2025 created a moment that captured headlines in every newspaper and website heralding comparisons to the Sputnik moment of 1957. But rapid change is also happening in many quarters that are hidden from view of the Chat-App... » read more

Optimizing Data Center TCO With CXL And Compression


In the ever-evolving landscape of data centers, Total Cost of Ownership (TCO) remains a critical metric. It encompasses all costs associated with data center infrastructure throughout its lifecycle, including initial purchase, installation, utilization, maintenance, energy consumption, and eventual replacement. By understanding and optimizing TCO, hyperscalers can make informed decisions that e... » read more

Signal Integrity Plays Increasingly Critical Role In Chiplet Design


Maintaining the quality and reliability of electrical signals as they travel through interconnects is proving to be much more challenging with chiplets and advanced packaging than in monolithic SoCs and PCBs. Signal integrity is a fundamental requirement for all chips and systems, but it becomes more difficult with chiplets due to reflections, loss, crosstalk, process variation, and various ... » read more

How SPDM Can Drive Digital Transformation


While simulation has proven to help companies develop better products faster and more efficiently, it also produces copious amounts of data. Simulation process data management (SPDM) solutions further accelerate and improve the approach to product development and serve as the cornerstone for implementing and optimizing the digital thread in modern product development. Ansys subject matter ex... » read more

Normalization Keeps AI Numbers In Check


AI training and inference are all about running data through models — typically to make some kind of decision. But the paths that the calculations take aren’t always straightforward, and as a model processes its inputs, those calculations may go astray. Normalization is a process that can keep data in bounds, improving both training and inference. Foregoing normalization can result in at... » read more

Symmetric Multiprocessing (SMP) RTOS On Xtensa Multicore


An increasing number of multi-threaded embedded applications want to leverage multicore designs. Symmetric Multiprocessing (SMP) RTOS provides automatic load balancing of multiple threads in a multicore environment. Also, numerous legacy multi-threaded embedded applications are deployed on a single-core RTOS that customers want to move to a multicore environment. For these reasons, application ... » read more

Beyond Simulation: Transforming Early IC Design With Insight Analyzer


Traditional verification methods are proving inadequate for addressing critical reliability challenges in today's increasingly complex integrated circuit (IC) designs. Modern IC design requires a proactive approach to verification that emphasizes early-stage analysis. The shift-left methodology enables earlier identification of potential design risks, addressing the complex challenges of IP blo... » read more

← Older posts Newer posts →