Area-efficient RISC-V decoupled vector coprocessor for HPC; rowhammer mitigation; HW accelerator; epitaxial graphene platform; power electronics; MTJ for stochastic computing; clock gating; paper-thin solar cells added to any surface; data transmission using inverse-designed silicon photonics.
New technical papers added to Semiconductor Engineering’s library this week.
If you have research papers you are trying to promote, we will review them to see if they are a good fit for our global audience. At a minimum, papers need to be well researched and documented, relevant to the semiconductor ecosystem, and free of marketing bias. There is no cost involved for us posting links to papers. Please send suggestions (via comments section below) for what else you’d like us to incorporate.
More Reading
Technical Paper Library home
Chip Industry’s Technical Paper Roundup: Dec. 20
Heterogeneous ultra-low-power Linux capable RISC-V SoC; fuzzing HW; layout automation; parallelization of 5G PUSCH on RISC-V; repurposed Josephson Junctions; chirality logic gates; SRAM security risk; fast-lock digital clock generator for chiplets; suppressing vibrations on graphene devices; RL for design space exploration.
Leave a Reply