The Week In Review: Manufacturing

By Mark LaPedus - 12 Jan, 2018 - Comments: 0

Chipmakers Intel and Micron have ended their long-running NAND joint development partnership. The companies will continue to develop NAND, but they will work independently on future generations of 3D NAND. The companies have agreed to complete the development of their third-generation of 3D NAND technology, which will be delivered towards the end of 2018. That is expected to be a 96-layer ... » read more

The Week In Review: Manufacturing

By Mark LaPedus - 22 Jul, 2016 - Comments: 2

Market research Worldwide semiconductor capital spending is projected to decline 0.7% in 2016, to $64.3 billion, according to Gartner. This is up from the estimated 2% decline in Gartner's previous quarterly forecast. "Economic instability, inventory excess, weak demand for PC’s, tablets, and mobile products in the past three years has caused slow growth for the semiconductor industry. This ... » read more

The Power Of Collaboration: Solutions For Improving Manufacturing

By Tony Massimini - 19 Feb, 2015 - Comments: 0

The Fab Owners Association (FOA) held its third annual Collaborative Forum in Santa Clara, Calif., earlier this month. The focus of this event was to discuss how companies are able to work together to improve manufacturing efficiencies in wafer fabs. The forum is by invite only to FOA members, and I was invited to make a presentation on the market trends due to the impact of MEMS and Sensors. ... » read more

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

New AI Processors Architectures Balance Speed With Efficiency

Hot Chips 24: Large language models ratchet up pressure for sustainable computing and heterogeneous integration; data management becomes key differentiator.

by Ed Sperling

tag: Fab Owners Association

The Week In Review: Manufacturing

The Week In Review: Manufacturing

The Power Of Collaboration: Solutions For Improving Manufacturing

Trending Articles

NAND Flash Targets 1,000 Layers

One Chip Vs. Many Chiplets

FOPLP Gains Traction in Advanced Semiconductor Packaging

HBM Options Increase As AI Demand Soars

Asia Government Funding Surges

Knowledge Centers
Entities, people and technologies explored