A technical paper titled "Test Generation for Subcircuits with High Functional Switching Activities" was published by Irith Pomeranz at Purdue University.
Abstract
"Chip aging results in defects that are initially likely to appear as delay faults. The susceptibility of a delay fault to aging can be assessed based on the layout or the functional workload at the fault site. The key contribu...
» read more
