An new technical paper titled "Fast and Accurate Jitter Modeling for Statistical BER Analysis for Chiplet Interconnect and Beyond" was published by researchers at TSMC.
Abstract
"In this paper, we investigate Statistical Bit Error Rate (BER) analysis for low-loss short-reach chiplet interface and high-loss long-reach serial interface. We used jitter filtering to account for the residue jitt...
» read more
