Week In Review: IoT, Automotive, Security


Automotive/Mobility Synopsys and Porsche Consulting, a management consultancy that grew out of Porsche’s automotive expertise, have collaborated on a framework for accelerating the development of automotive SoCs, using automotive IP. The process includes Synopsys' Triple Shift-Left — a which uses virtual prototyping and automotive IP to test software and hardware in the design stage — an... » read more

Blog Review: Dec. 18


Lam Research's David Haynes finds that taking advances made at 300mm and applying them via upgrades to 200mm equipment is a cost appropriate strategy to quickly improve yield and add capacity. Synopsys' Taylor Armerding looks at which of this year's many data breaches hit corporate wallets the hardest and how the cost of privacy noncompliance is expected to rise with California's CCPA and st... » read more

Week In Review: Manufacturing, Test


Chipmakers and OEMs TrendForce has released its projected foundry rankings for the fourth quarter of 2019. TSMC remains in first place, followed by Samsung, GlobalFoundries and UMC, according to the firm. “TrendForce projects the foundry industry’s 4Q19 revenue performance to exceed previous expectations,” according to the firm. “Nonetheless, the ongoing U.S-China trade war and uncerta... » read more

Week In Review: Design, Low Power


Rambus finalized its acquisition of the silicon IP, secure protocols and provisioning business from Verimatrix, formerly Inside Secure, for $45 million at closing, and up to an additional $20 million, subject to certain revenue targets in 2020. RISC-V SiFive unveiled two new product families. The SiFive Apex processor cores target mission-critical processors with Size, Weight, and Power (SW... » read more

Week in Review: IoT, Security and Automotive


Internet of Things Western Digital Corp. and Codasip are working together on Western Digital’s SweRV Core EH1, which is a RISC-V core with a 32-bit, dual superscalar, 9-stage pipeline architecture. The core, launched earlier this is aimed at embedded devices supporting data-intensive edge applications, such as storage controllers, industrial IoT, real-time analytics in surveillance systems, ... » read more

Blog Review: Dec. 11


Arm's Urmish Thakker investigates ways to make recurrent neural networks run on resource constrained devices with limited cache and compute resources by reducing the number of RNN computations, without the need to retrain the original RNN model. Mentor's Brent Klingforth digs into the challenges of designing rigid-flex PCBs and how advanced capabilities in modern tools, like awareness of sta... » read more

Week In Review: Manufacturing, Test


Chipmakers United Microelectronics Corp. (UMC) has announced the readiness of its new 22nm process. The process enables new 22nm designs or allows customers to migrate from 28nm to 22nm. UMC’s 22nm maintains its existing 28nm design architectures. UMC's 22nm process features a 10% area reduction, better power-to-performance ratio and enhanced RF capabilities, compared to the company’s 2... » read more

Week In Review: Design, Low Power


Cadence signed a deal to buy National Instruments’ AWR business unit for about $160 million in cash, a move that Cadence describes as a way to broaden its market into intelligent system design. AWR’s strength is high-frequency RF design automation tools, particularly in the millimeter wave and microwave spectrums, which are critical for radar and 5G. It also has technology for III-V materia... » read more

Week In Review: IoT, Security, Auto


Internet of Things SiFive is bringing RISC-V to IoT makers and university developers through the RISC-V-based SiFive Learn Initiative, an open-source learning package that can be used to create a low-cost RISC-V hardware compatible with AWS IoT Core. The development platform SiFive Learn Inventor has a software package and education enablement course. It includes: The programmable SiFive Lear... » read more

Blog Review: Dec. 4


Arm's Rupal Gandhi digs into the Cell-Aware Test methodology to deterministically target the growing number of defects that occur within the cells, the process of CAT library generation, and compares the static and transition patterns generated. Cadence's Paul McLellan shares highlights from the recent WOSET event with a look at the big drivers for the current interest in open-source EDA too... » read more

← Older posts Newer posts →