Ready For 3D-IC

A look at the challenges and solutions for verifying and testing IC designs targeted for 2.5D or 3D packages.

popularity

This technical presentation describes the challenges and Mentor’s solutions for verifying and testing IC designs targeted for 3D packages, such as stacked die using TSVs or multi-die packages using silicon interposers. To download this white paper, click here.