tag: Friedrich Schiller University Jena

Chip Industry Week In Review

By The SE Staff - 09 Aug, 2024 - Comments: 0

Three Fraunhofer Institutes (IIS/EAS, IZM, and ENAS) launched the Chiplet Center of Excellence, a research initiative to support the commercial introduction of chiplet technology. The center initially will focus on automotive electronics, developing workflows and methods for electronics design, demonstrator construction, and the evaluation of reliability. The UCIe Consortium published the Un... » read more

Chip Industry’s Technical Paper Roundup: Feb. 28

By Linda Christensen - 28 Feb, 2023 - Comments: 0

New technical papers recently added to Semiconductor Engineering’s library: [table id=83 /] If you have research papers you are trying to promote, we will review them to see if they are a good fit for our global audience. At a minimum, papers need to be well researched and documented, relevant to the semiconductor ecosystem, and free of marketing bias. There is no cost involved for us ... » read more

Review of Methods to Design Secure Memristor Computing Systems

By Technical Paper Link - 27 Feb, 2023 - Comments: 0

A technical paper titled "Review of security techniques for memristor computing systems" was published by researchers at Israel Institute of Technology, Friedrich Schiller University Jena (Germany), and Leibniz Institute of Photonic Technology (IPHT). Abstract "Neural network (NN) algorithms have become the dominant tool in visual object recognition, natural language processing, and robotic... » read more

Trending Articles

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

Optimizing Wafer Edge Processes For Chip Stacking

Several critical processes address wafer flatness, wafer edge defects and what's needed to enable bonded wafer stacks.

by Laura Peters

Chip Industry Week In Review

Amkor-TSMC deal; new law speeds semiconductor projects; NSTC launch; quartz supply; chiplet partitioning; semiconductor materials; ferroelectric devices; data center power; data routing in heterogeneous chip designs.

by The SE Staff

Chip Industry Week In Review

Google's AlphaChip; 300mm fab equip spending; TSMC-EDA partnerships; $123M CHIPS Act; CXL memory standards; MIPI's A-PHY v2.0; 12-stack HBM3E; LLMs for chip design and manufacturing; CHIPS Metrology access.

by The SE Staff

Government Chip Funding Spreads Globally

Nations vie for a piece of the semiconductor pie with offers of cash, subsidies, tax breaks, and other approaches.

Knowledge Centers
Entities, people and technologies explored

Related Articles

Intel Vs. Samsung Vs. TSMC

Foundry competition heats up in three dimensions and with novel technologies as planar scaling benefits diminish.

by Ed Sperling

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

Controlling Warpage In Advanced Packages

Mechanical stresses increase with larger sizes and heterogeneous materials.

by Laura Peters

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

Legacy Process Nodes Going Strong

The critical, and growing, significance of mature node chips and processes.

by Bryon Moyer

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

Chip Industry Week In Review

Softbank's acquisition; advanced packaging funding; glass substrates; engineered copper wire; semi equipment set new record; HBM4; AI chips rake in funding; X-ray inspection; apprenticeships.

by The SE Staff

About

Navigation

Connect With Us

Facebook
Twitter @semiEngineering
LinkedIn
YouTube

Copyright ©2013-2024 SMG | Terms of Service | Privacy Policy