Crash test dummies; dummy fill; de-risk development; network validation; sustainability roadmap.
Cadence’s Veena Parthan shows how finite element analysis simulations for crash testing can surpass the limitations of physical testing and offer insights into a wider array of crash scenarios that were once impossible to explore.
Siemens’ Haitham Eissa and Amr Khafagy warn that once-passive dummy fill structures have begun to influence design performance significantly as the industry progresses toward sub-nanometer nodes.
Synopsys’ Emily Gerken highlights the company’s new startup program event, where the consensus was that success in today’s semiconductor landscape depends not just on breakthrough ideas, but on speed, ecosystem collaboration, and the ability to de-risk every stage of development.
Keysight’s Eric Yu finds that peak throughput alone is not a sufficient metric for AI network validation and shares how to implement tests that measure stability, variance, and convergence behavior.
Arm’s Michael Gamble shares how to build a Windows on Arm porting agent for repeatable Python wheel migration.
ULVAC’s Brian J. Coppa, Micron’s Amit Srivastava, SEMI’s Mark da Silva, and SEMI’s Anshu Bahadur propose a comprehensive semiconductor industry roadmap covering carbon emissions, water, and hazardous waste along with an upcoming customizable model through which users can estimate sustainability gains based on specific goals.
Plus, check out the blogs featured in the latest Manufacturing, Packaging & Materials newsletter:
Amkor’s WonBae Bang, KiDong Sim, Weilung Lu, and Adrian Arcedera present a robust optical ball grid (OPBG) array packaging solution for automotive-grade reliability.
Lam Research’s QingPeng Wang explains how to address manufacturing variation at advanced nodes.
Intel Foundry’s Lori Scott outlines the company’s process technology roadmap, featuring higher performance, backside power, and new materials.
Synopsys’ Travis Brist shows why demand for better pattern fidelity and the adoption of inverse lithography technology (ILT) are increasing pressure to shift to curvilinear mask technology.
Microtronic’s Errol Akomer outlines how to get the advantages of wafer randomization without extra equipment, cost, or slowdown.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply