Multi-Modal AI In EDA Development Flows


RTL coding is a critical step in the development of semiconductors, but many would argue it is not the most difficult. Things become a lot more complex as you get closer to implementation, and as the system context becomes larger than can be comprehended by text alone. In both cases, layout, timing, power, and many other factors come into play, but none is as easily represented by text, and the... » read more

How AI Will Impact Chip Design And Designers


Experts at the Table: Semiconductor Engineering sat down to discuss the role and impact of AI in chip design with Chuck Alpert, Cadence Fellow; Sathish Balasubramanian, head of product marketing and senior director for custom IC at Siemens EDA; Anand Thiruvengadam, senior director and head of AI product management at Synopsys; Sailesh Kumar, CEO of Baya Systems; Mehir Arora, head of engineering... » read more

Streamlining Functional Verification For Multi-Die And Chiplet Designs


An Opportunity and a Challenge The manufacturing aspects of multi-die/multi-chiplet designs are often highlighted, but what about verification? Functional correctness and performance of inter-die connections via a standard interface, such as UCIe or a custom inter-die interface, are not guaranteed to meet all system requirements. These interfaces must be verified comprehensively, ensuring co... » read more

When Standards Enable Chiplets


Semiconductor Engineering sat down and discussed the need for standards to enable an ecosystem for chiplets with Mark Kuemerle, vice president of technology for Marvell; Letizia Giuliano, vice president for product marketing and management at Alphawave Semi; Hee-Soo Lee, HSD segment lead for Keysight; Mick Posner, senior product group director for Cadence’s Compute Solutions Group; and Rob Kr... » read more

Blog Review: July 30


Siemens' John McMillan compares 2.5D and 3D-IC technologies and why choosing between them depends on the specific requirements of a product, such as power consumption, thermal constraints, form factor limitations, data bandwidth, and performance-per-watt targets. Cadence's Yeshavanth BN checks out changes in MIPI MPHY 6.0 that increase the data rate and improve the performance of next-genera... » read more

Chip Industry Week in Review


Intel reported flat year-over year revenue for Q2, exceeding Wall Street's pessimistic expectations. In a message to employees, CEO Lip-Bu Tan said the company will: Cut about 15% of its staff, ending the year with about 75,000 employees, down from a high of nearly 132,000 in 2022; Scrap projects in Poland and Germany, consolidate other sites in central America and Southeast Asia, and s... » read more

Machine Learning Tools Help Bridge Design-To-Manufacturing Gap


More aggressive feature scaling and increasingly complex transistor structures are driving a steady increase in process complexity, increasing the risk that a specified pattern may not be manufacturable with an acceptable yield. A single layer now requires more process steps, and each of those entails more tunable parameters than ever before. To help manage design risk, foundries provide det... » read more

Blog Review: July 23


Synopsys' Vincent van der Leest and Mike Borza argue that hardware security is critical for providing the foundational trust, physical protection, and performance enhancements necessary to support software security and prevent leaks of sensitive data and cryptographic keys. Siemens' Shetha Nolke explains why stress matters so much in 3D-ICs and why evaluating it isn't as straightforward as i... » read more

Chiplet Ecosystem Slowly Emerges


Experts at the Table: Semiconductor Engineering sat down to discuss progress and remaining challenges for designing with chiplets with Mark Kuemerle, vice president of technology for Marvell; Letizia Giuliano, vice president for product marketing and management at Alphawave Semi; Hee-Soo Lee, HSD segment lead for Keysight; Mick Posner, senior product group director for Cadence’s Compute S... » read more

Crisis Ahead: Power Consumption In AI Data Centers


AI data centers are consuming energy at roughly four times the rate that more electricity is being added to grids, setting the stage for fundamental shifts in where power is generated, where AI data centers are built, and much more efficient system, chip, and software architectures. The numbers are particularly striking for the United States and China, which are in a race to ramp up AI data ... » read more

← Older posts Newer posts →