Research Bits: Jun. 2


Integrated valleytronics device Researchers from Monash University designed a valleytronics circuit that can generate, direct, and read light-based information on a single chip. Potential applications include quantum computing, advanced imaging, and optical communication systems. “We employ a straightforward stacking approach to integrate ultrathin materials with metasurfaces, overcoming ... » read more

Curvilinear Masks Push The Limits Of Inspection And Metrology


Key Takeaways: Curvilinear masks require native data flows across design, mask data prep, writing, inspection, and metrology. Inspection is shifting from finding all defects to identifying which mask variations actually print on wafer. High-NA EUV will intensify inspection challenges, particularly for small printable defects and actinic contrast limits. Experts at the table:... » read more

Mask Technology Faces A New Set Of Challenges


Key Takeaways: Mask inspection and repair remain the critical bottleneck, even as multi-beam writers have reduced mask-writing constraints. Curvilinear masks are becoming viable for critical layers, but qualification, metrology, and inspection standards still lag production needs. Scaling curvilinear requires curvilinear-native data flows, model-based checks, GPU/HPC compute, and les... » read more

eBeam Initiative At SPIE ALP 2026: Continuing Progress On Curvilinear, EUV, And Data Challenges


The eBeam Initiative’s annual lunch at SPIE Advanced Lithography and Patterning has long served as a focal point for eBeam technology education for the industry. This year marked our 17th gathering, with approximately 150 attendees joining us. As in past years, the value of the session was less about any single topic and more about the collective signal across different parts of the ecosystem... » read more

Study of EUV Nanostructures Using AFM With High-Aspect Ratio Tip (Purdue, Intel, Bruker)


A new technical paper, "Characterizing tip-sample interaction dynamics on extreme ultraviolet nanostructures using atomic force microscopy with a high-aspect ratio tip," was released by researchers at Purdue University, Intel Corporation and Bruker Corporation. Abstract "Accurate measurements of the nanometer scale geometry of extreme ultraviolet (EUV) lithography photoresist patterns are... » read more

Exploring The Frontiers Of Lithography And Patterning: Highlights From SPIE Advanced Lithography + Patterning 2026


Leading‑edge system-on-chip (SoC) designs at deep submicron nodes are stretching lithography and patterning capabilities across the entire manufacturing flow. Extreme ultraviolet (EUV) lithography has become central to printing advanced features, using high‑power pulsed lasers to generate a plasma light source and reflective optics to project mask patterns onto the wafer. As error budgets t... » read more

Expert Panel Sees History Of Continuous Photomask Innovations As Key To The Future


The eBeam Initiative conducted its 14th annual eBeam Initiative Luminaries survey in July and reported the results on September 23, 2025 to more than 200 attendees at its annual meeting during the BACUS SPIE Photomask Technology conference. Industry luminaries representing 51 companies from across the semiconductor ecosystem—including photomasks, electronic design automation (EDA), chip desig... » read more

Charting The Frontiers Of Photomask Technology And Extreme Ultraviolet Lithography


The enormous computing demands of AI and high-performance computing (HPC) applications are putting intense pressure on every aspect of chip development. Challenges arise during architecture, design, and verification, persist through the manufacturing process, and extend to post-silicon lifecycle management as chips are deployed in the field. Lithography, the fabrication step of shining light... » read more

Research Bits: Sept. 16


Beyond-EUV resists Researchers from Johns Hopkins University, East China University of Science and Technology, École Polytechnique Fédérale de Lausanne (EPFL), Soochow University, Brookhaven National Laboratory, and Lawrence Berkeley National Laboratory propose a combination of new resist materials and a higher-powered EUV process that could enable smaller chip feature sizes. The "beyond... » read more

Reticle Stitching Bumps Up Silicon Interposer Costs


Advanced packaging often relies on silicon interposers to connect chiplets and other components inside a package. The problem is that interposers typically exceed the reticle limit, which adds both complexity and cost. An interposer is essential for 2.5D and 3.5D architectures. As device scaling runs out of steam, chipmakers are decomposing planar SoCs into chiplets and connecting them throu... » read more

← Older posts